

R32C/152 Group

User's Manual: Hardware

RENESAS MCU M16C Family / R32C/100 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
 does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
 incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

The reserved addresses are provided for the possible future expansion of functions. Do not access
these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

About This Manual

1. Purpose and Target User

This manual is designed to be read primarily by application developers who have an understanding of this microcomputer (MCU) including its hardware functions and electrical characteristics. The user should have a basic understanding of electric circuits, logic circuits and, MCUs.

This manual consists of 30 chapters covering six main categories: Overview, CPU, System Control, Peripherals, Electrical Characteristics, and Usage Notes.

Carefully read all notes in this document prior to use. Notes are found throughout each chapter, at the end of each chapter, and in the dedicated Usage Notes chapter.

The Revision History at the end of this manual summarizes primary modifications and additions to the previous versions. For details, please refer to the relative chapters or sections of this manual.

The R32C/152 Group includes the documents listed below. Verify this manual is the latest version by visiting the Renesas Electronics website.

Type of Document	Contents	Document Name	Document Number
Datasheet	Overview of Hardware and Electrical Characteristics	R32C/152 Group Datasheet	R01DS0073EJ0120
User's Manual: Hardware	Specifications and detailed descriptions of: -pin layout -memory map -peripherals -electrical characteristics -timing characteristics Refer to the Application Manual for peripheral usage.	R32C/152 Group User's Manual: Hardware	This publication
User's Manual: Software/Software Manual	Descriptions of instruction set	R32C/100 Series Software Manual	REJ09B0267-0100
Application Note	-Usages -Applications -Sample programs -Programing technics using Assembly language or C programming language	Available on the Renewebsite.	esas Electronics
Renesas Technical Update	Bulletins on product specifications, documents, etc.		

2. Numbers and Symbols

The following explains the denotations used in this manual for registers, bits, pins and various numbers.

(1) Registers, bits, and pins

Registers, bits, and pins are indicated by symbols. Each symbol has a register/bit/pin identifier

after the symbol.

Example: PM03 bit in the PM0 register

P3_5 pin, VCC pin

(2) Numbers

A binary number has the suffix "b" except for a 1-bit value.


A hexadecimal number has the suffix "h".

A decimal number has no suffix. Example: Binary notation: 11b

Hexadecimal notation: EFA0h Decimal notation: 1234

3. Registers

The following illustration describes registers used throughout this manual.



*1

Blank box: Set this bit to 0 or 1 according to the function.

- 0: Set this bit to 0.
- 1: Set this bit to 1.
- X: Nothing is assigned to this bit.

*2

RW: Read and write RO: Read only

WO: Write only (the read value is undefined)

-: Not applicable

*3

• Reserved bit: This bit field is reserved. Set this bit to a specified value. For RW bits, the written value is read unless otherwise noted.

*4

- No register bit(s): No register bit(s) is/are assigned to this field. If necessary, set to 0 for possible future implementation.
- Do not use this combination: Proper operation is not guaranteed when this value is set.
- Functions vary with operating modes: Functions vary with peripheral operating modes. Refer to register illustrations of the respective mode.

4. Abbreviations and Acronyms

The following acronyms and terms are used throughout this manual.

Abbreviation/Acronym	Meaning
ACIA	Asynchronous Communications Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

TABLE OF CONTENTS

1. Ov	erview	1
1.1	Features	1
1.1.1	Applications	1
1.1.2	Performance Overview	2
1.2	Product Information	4
1.3	Block Diagram	6
1.4	Pin Assignment	7
1.5	Pin Definitions and Functions	12
2. Ce	ntral Processing Unit (CPU)	15
2.1	General Purpose Registers	16
2.1.1	Data Registers (R2R0, R3R1, R6R4, and R7R5)	16
2.1.2	Address Registers (A0, A1, A2, and A3)	16
2.1.3	Static Base Register (SB)	16
2.1.4	Frame Base Register (FB)	16
2.1.5	Program Counter (PC)	16
2.1.6	Interrupt Vector Table Base Register (INTB)	16
2.1.7	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	16
2.1.8	Flag Register (FLG)	16
2.2	Fast Interrupt Registers	18
2.2.1	Save Flag Register (SVF)	18
2.2.2	Save PC Register (SVP)	18
2.2.3	Vector Register (VCT)	18
2.3	DMAC-associated Registers	18
2.3.1	DMA Mode Registers (DMD0, DMD1, DMD2, and DMD3)	18
2.3.2	DMA Terminal Count Registers (DCT0, DCT1, DCT2, and DCT3)	18
2.3.3	DMA Terminal Count Reload Registers (DCR0, DCR1, DCR2, and DCR3)	18
2.3.4	DMA Source Address Registers (DSA0, DSA1, DSA2, and DSA3)	18
2.3.5	DMA Source Address Reload Registers (DSR0, DSR1, DSR2, and DSR3)	18
2.3.6	DMA Destination Address Registers (DDA0, DDA1, DDA2, and DDA3)	18
2.3.7	DMA Destination Address Reload Registers (DDR0, DDR1, DDR2, and DDR3)	18
3. Me	emory	19
4. Sp	ecial Function Registers (SFRs)	20
5. Re	sets	93
5.1	Hardware Reset	93
5.2	Software Reset	95
5.3	Watchdog Timer Reset	95
5.4	Reset Vector	96

6. Po	wer Management	97
6.1	Voltage Regulators for Internal Logic	97
6.1.1	Decoupling Capacitor	98
6.2	Low Voltage Detector	99
6.2.1	Operational State of Low Voltage Detector	102
6.2.2	Low Voltage Detection Interrupt	102
6.2.3	Application Example of the Low Voltage Detector	103
7. Clo	ock Generator	104
7.1	Clock Generator Types	104
7.1.1	Main Clock	113
7.1.2	Sub Clock (fC)	114
7.1.3	PLL Clock	115
7.1.4	On-chip Oscillator Clock	118
7.2	Oscillator Stop Detection	119
7.2.1	How to Use Oscillator Stop Detection	119
7.3	Base Clock	119
7.4	CPU Clock and Peripheral Bus Clock	120
7.5	Peripheral Clock	120
7.6	Clock Output Function	121
7.7	Power Control	122
7.7.1	Normal Operating Mode	123
7.7.2	Wait Mode	128
7.7.3	Stop Mode	131
7.8	System Clock Protection	133
7.9	Notes on Clock Generator	134
7.9.1	Sub Clock	134
7.9.2	Power Control	134
8. Bu	S	135
8.1	Bus Setting	135
8.2	Peripheral Bus Timing Setting	136
9. Pro	otection	137
9.1	Protect Register (PRCR Register)	137
9.2	Protect Register 2 (PRCR2 Register)	
9.3	Protect Register 3 (PRCR3 Register)	
9.4	Protect Register 4 (PRCR4 Register)	
9.5	Protect Release Register (PRR Register)	
10. Into	errupts	141
10.1	Interrupt Types	
10.2	Software Interrunts	1/12

10.3	Hardware Interrupts	143
10.3.1	Special Interrupts	143
10.3.2	Peripheral Interrupts	143
10.4	Fast Interrupt	144
10.5	Interrupt Vectors	144
10.5.1	Fixed Vector Table	145
10.5.2	Relocatable Vector Table	145
10.6	Interrupt Request Acceptance	150
10.6.1	I Flag and IPL	150
10.6.2	2 Interrupt Control Registers	151
10.6.3	Wake-up IPL Setting Register	154
10.6.4	Interrupt Sequence	155
10.6.5	Interrupt Response Time	156
10.6.6	IPL after Accepting an Interrupt Request	157
10.6.7	Register Saving	157
10.7	Register Restoring from Interrupt Handler	158
10.8	Interrupt Priority	158
10.9	Priority Resolver	158
10.10	External Interrupt	160
10.11	NMI	163
10.12	Key Input Interrupt	164
10.13	Intelligent I/O Interrupt	165
10.14	Notes on Interrupts	168
10.14	.1 ISP Setting	168
10.14	.2 NMI	168
10.14	.3 External Interrupts	168
11. Wa	atchdog Timer	169
12. DN	MAC	173
12.1	Transfer Cycle	182
12.1.1	Effect of Transfer Address and Data Bus Width	182
12.1.2	2 Effect of Bus Timing	183
12.2	DMA Transfer Cycle	185
12.3	Channel Priority and DMA Transfer Timing	186
12.4	Notes on DMAC	187
12.4.1	DMAC-associated Register Settings	187
12.4.2	Reading DMAC-associated Registers	187
13. DN	MAC II	188
13.1	DMAC II Settings	188
13.1.1	Registers RIPL1 and RIPL2	189

13.1.2	DMAC II Index	190
13.1.3	Interrupt Control Register of the Peripherals	193
13.1.4	Relocatable Vector Table of the Peripherals	193
13.1.5	IRLT Bit in the IIOiIE Register (i = 0 to 11)	193
13.2	DMAC II Operation	193
13.3	Transfer Types	193
13.3.1	Memory-to-memory Transfer	193
13.3.2	Immediate Data Transfer	194
13.3.3	Calculation Result Transfer	194
13.4	Transfer Modes	194
13.4.1	Single Transfer	194
13.4.2	Burst Transfer	194
13.4.3	Multiple Transfer	194
13.5	Chain Transfer	195
13.6	DMA II Transfer Complete Interrupt	195
13.7	Execution Time	196
14. Pro	ogrammable I/O Ports	197
14.1	Port Pi Register (Pi register, i = 0 to 15)	199
15. Tin	ners	200
15.1	Timer A	202
15.1.1	Timer Mode	209
15.1.2	Event Counter Mode	211
15.1.3	One-shot Timer Mode	215
15.1.4	Pulse-width Modulation Mode	217
15.2	Timer B	220
15.2.1	Timer Mode	223
15.2.2	Event Counter Mode	225
15.2.3	Pulse Period/Pulse-width Measure Mode	228
15.3	Notes on Timers	231
15.3.1	Timer A and Timer B	231
15.3.2	Timer A	231
15.3.3	Timer B	233
16. Th	ree-phase Motor Control Timers	234
16.1	Modulation Modes of Three-phase Motor Control Timers	241
16.2	Timer B2	242
16.3	Timers A4, A1, and A2	244
16.4	Simultaneous Conduction Prevention and Dead Time Timer	248
16.5	Three-phase Motor Control Timer Operation	249
16.6	Notes on Three-phase Motor Control Timers	252

16.6.1	Shutdown	252
16.6.2	Register Setting	252
17. Seria	ıl Interface	253
17.1 S	ynchronous Serial Interface Mode	267
17.1.1	Reset Procedure on Transmit/Receive Error	272
17.1.2	CLK Polarity	272
17.1.3	LSB First and MSB First Selection	273
17.1.4	Continuous Receive Mode	273
17.1.5	Serial Data Logic Inversion	274
17.1.6	CTS/RTS Function	274
17.2 A	synchronous Serial Interface Mode (UART Mode)	275
17.2.1	Bit Rate	280
17.2.2	Reset Procedure on Transmit/Receive Error	281
17.2.3	LSB First and MSB First Selection	281
17.2.4	Serial Data Logic Inversion	282
17.2.5	TXD and RXD I/O Polarity Inversion	283
17.2.6	CTS/RTS Function	283
17.3 S	pecial Mode 1 (I ² C Mode)	284
17.3.1	START Condition and STOP Condition Detection	290
17.3.2	START Condition and STOP Condition Generation	290
17.3.3	Arbitration	291
17.3.4	SCL Control and Clock Synchronization	292
17.3.5	SDA Output	294
17.3.6	SDA Input	294
17.3.7	Acknowledge	294
17.3.8	Transmit/Receive Operation Reset	294
17.4 S	pecial Mode 2	295
17.4.1	SSi Input Pin Function (i = 0 to 2)	297
17.4.2	Clock Phase Setting	298
17.5 N	otes on Serial Interface	300
17.5.1	Changing the UiBRG Register (i = 0 to 4)	300
17.5.2	Synchronous Serial Interface Mode	300
17.5.3	Special Mode 1 (I ² C Mode)	300
17.5.4	Reset Procedure on Communication Error	301
18. A/D (Converter	302
18.1 M	lode Descriptions	311
18.1.1	One-shot Mode	311
18.1.2	Repeat Mode	312
18.1.3	Single Sweep Mode	313
18.1.4	Repeat Sweep Mode 0	314

18.1.5 Repeat Sweep Mode 1	315
18.1.6 Multi-port Single Sweep Mode	316
18.1.7 Multi-port Repeat Sweep Mode 0	317
18.2 Functions	318
18.2.1 Resolution Selection	318
18.2.2 Sample and Hold Function	318
18.2.3 Trigger Selection	318
18.2.4 DMAC Operating Mode	318
18.2.5 Function-extended Analog Input Pins	319
18.2.6 External Operating Amplifier (Op-Amp) Connection Mode	319
18.2.7 Self Test/Open-circuit Detection Assist	320
18.2.8 Power Saving	321
18.2.9 Output Impedance of Sensor Equivalent Circuit under A/D Co	nversion 321
18.3 Notes on A/D Converter	
18.3.1 Notes on Designing Boards	323
18.3.2 Notes on Programming	324
19. D/A Converter	325
20. CRC Calculator	327
21. X-Y Conversion	330
21.1 Data Conversion When Reading	331
21.2 Data Conversion When Writing	333
22. Intelligent I/O	334
22.1 Base Timer	
22.2 Time Measurement	
22.3.1 Single-phase Waveform Output Mode	
22.3.2 Inverted Waveform Output Mode	
22.3.3 Set/Reset Waveform Output Mode (SR Waveform Output Mode	
22.3.4 Phase Shift Waveform Output Mode	
22.3.5 Digital Debounce Circuit	
•	
23. Serial Bus Interface	371
23.1 Synchronous Serial Communication Mode and 4-wire Serial Bus N	1ode 372
23.1.1 Transmit/Receive Clock	
23.1.2 Transmit/Receive Shift Register	386
23.1.3 Data I/O Pin and SSi Shift Register	388
23.1.4 Interrupt Requests	389
23.1.5 Communication Modes and Pin Functions	390
23.1.6 Synchronous Serial Communication Mode	391

23.1.7	4-wire Serial Bus Mode	398
23.2 No	te on Serial Bus Interface	405
23.2.1	Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode	405
24. LIN M	odule	406
24.1 LIN	Module Associated Registers	408
24.1.1	LINi Common Registers (i = 0, 1)	408
24.1.2	LINi Channel Dedicated Registers (i = 0, 1)	408
24.1.3	Register Window and Channel Switching	409
24.2 Op	erating Modes	422
24.2.1	LIN Reset Mode	423
24.2.2	LIN Operating Mode	423
24.2.3	LIN Wake-up Mode	423
24.3 Op	erational Overview	424
24.3.1	Header Transmission	424
24.3.2	Response Transmission	425
24.3.3	Response Reception	426
24.4 Ba	ud Rate Generator	427
24.5 Da	ta Transmission and Reception	430
24.5.1	Data Transmission	430
24.5.2	Data Reception	431
24.6 Bu	ffer Processing of Transmit/Receive Data	432
24.6.1	Transmission of LIN Frame	432
24.6.2	Reception of LIN Frame	433
24.7 Wa	ke-up Transmission and Reception	434
24.7.1	Wake-up Transmission	434
24.7.2	Wake-up Reception	435
24.8 Lo	w Power Mode Control Using Input Signal Low Detection	436
24.9 Op	erational Status	437
24.10 Err	or Status	438
24.10.1	Error Status Types	438
24.10.2	LIN Error Detection Targets	439
24.11 LIN	I Interrupts	440
25. CAN I	Module 1	442
25.1 CA	N SFRs	445
25.1.1	CANi Control Register (CiCTLR) (i = 0 to 2)	446
25.1.2	CANi Clock Select Register (CiCLKR) (i = 0 to 2)	450
25.1.3	CANi Bit Configuration Register (CiBCR) (i = 0 to 2)	451
25.1.4	CANi Mask Register k (CiMKRk) (i = 0 to 2; k = 0 to 7)	453
25.1.5	CANI FIFO Received ID Compare Register n (CiFIDCR) and CiFIDCR1) (i = 0 to 2: n = 0, 1)	454

2	25.1.6	CANi Mask Invalid Register (CiMKIVLR) (i = 0 to 2)	456
2	25.1.7	CANi Mailbox (CiMBj) (i = 0 to 2; j = 0 to 31)	457
2	25.1.8	CANi Mailbox Interrupt Enable Register (CiMIER) (i = 0 to 2)	461
2	25.1.9	CANi Message Control Register j (CiMCTLj) (i = 0 to 2; j = 0 to 31)	462
2	25.1.1	CANi Receive FIFO Control Register (CiRFCR) (i = 0 to 2)	465
2	25.1.1°	CANi Receive FIFO Pointer Control Register (CiRFPCR) (i = 0 to 2)	468
2	25.1.1	CANi Transmit FIFO Control Register (CiTFCR) (i = 0 to 2)	469
2	25.1.1	CANi Transmit FIFO Pointer Control Register (CiTFPCR) (i = 0 to 2)	471
2	25.1.1	CANi Status Register (CiSTR) (i = 0 to 2)	472
2	25.1.1	CANi Mailbox Search Mode Register (CiMSMR) (i = 0 to 2)	475
2	25.1.1	CANi Mailbox Search Status Register (CiMSSR) (i = 0 to 2)	476
2	25.1.1	CANi Channel Search Support Register (CiCSSR) (i = 0 to 2)	478
2	25.1.1	CANi Acceptance Filter Support Register (CiAFSR) (i = 0 to 2)	479
2	25.1.1	CANi Error Interrupt Enable Register (CiEIER) (i = 0 to 2)	480
2	25.1.2	CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 2)	482
2	25.1.2	CANi Receive Error Count Register (CiRECR) (i = 0 to 2)	485
2	25.1.2	CANi Transmit Error Count Register (CiTECR) (i = 0 to 2)	486
2	25.1.2	CANi Error Code Store Register (CiECSR) (i = 0 to 2)	487
2	25.1.2	CANi Time Stamp Register (CiTSR) (i = 0 to 2)	489
2	25.1.2	5 CANi Test Control Register (CiTCR) (i = 0 to 2)	490
25	.2	Operating Modes	493
2	25.2.1	CAN Reset Mode	494
2	25.2.2	CAN Halt Mode	495
2	25.2.3	CAN Sleep Mode	496
2	25.2.4	CAN Operation Mode (Excluding Bus-off State)	497
2	25.2.5	CAN Operation Mode (Bus-off State)	498
25	.3	CAN Communication Speed Configuration	499
2	25.3.1	CAN Clock Configuration	499
2	25.3.2	Bit Timing Configuration	499
2	25.3.3	Bit rate	500
25	.4	Mailbox and Mask Register Structure	501
25	.5	Acceptance Filtering and Masking Function	503
25	.6	Reception and Transmission	506
2	25.6.1	Reception	507
2	25.6.2	Transmission	509
25	.7	CAN Interrupts	510
26.	I/O	Pins	511
26	.1	Port Pi Direction Register (PDi Register, i = 0 to 15)	512
26	.2	Output Function Select Registers	513
26	3	Input Function Select Pegisters	530

26.4	Pull-up Control Registers 0 to 4 (Registers PUR0 to PUR4)	536
26.5	Port Control Register (PCR Register)	539
26.6	Configuring Unused Pins	540
27. Fla	ash Memory	542
27.1	Overview	542
27.2	Flash Memory Protection	544
27.2.	1 Lock Bit Protection	544
27.2.	2 ROM Code Protection	544
27.2.	3 ID Code Protection	545
27.3	CPU Rewrite Mode	547
27.3.	1 Flash Memory Rewrite Bus Timing	555
27.3.	2 Software Commands	559
27.3.	3 Mode Transition	560
27.3.	4 Issuing Software Commands	561
27.3.	5 Status Check	567
27.4	Standard Serial I/O Mode	568
27.5	Parallel I/O mode	571
27.6	Notes on Flash Memory Rewriting	572
27.6.	Note on Power Supply	572
27.6.	Note on Hardware Reset	572
27.6.	Note on Flash Memory Protection	572
27.6.	Notes on Programming	572
27.6.	Notes on Interrupts	572
27.6.	Notes on Rewrite Control Program	573
27.6.	Notes on Number of Program/Erase Cycles and Software Command Execution Time	573
27.6.	Other Notes	573
28. E ²	PROM Emulation Data Flash	574
28.1	Overview	574
28.2	Block Configuration	578
28.3	Operational Procedures	579
28.4	Note on E ² dataFlash	582
29. El	ectrical Characteristics	583
30. Us	sage Notes	620
30.1	Notes on Board Designing	620
30.1.	1 Power Supply Pins	620
30.1.	2 Supply Voltage	620
30.2	Notes on Register Setting	621
30.2.	1 Registers with Write-only Bits	621
30.3	Notes on Clock Cenerator	623

30.3.1	Sub Clock	623
30.3.2	Power Control	623
30.4 Not	es on Interrupts	624
30.4.1	ISP Setting	624
30.4.2	NMI	624
30.4.3	External Interrupts	624
30.5 Not	es on DMAC	625
30.5.1	DMAC-associated Register Settings	625
30.5.2	Reading DMAC-associated Registers	625
30.6 Not	es on Timers	626
30.6.1	Timer A and Timer B	626
30.6.2	Timer A	626
30.6.3	Timer B	628
30.7 Not	es on Three-phase Motor Control Timers	629
30.7.1	Shutdown	629
30.7.2	Register Setting	629
30.8 Not	es on Serial Interface	630
30.8.1	Changing the UiBRG Register (i = 0 to 4)	630
30.8.2	Synchronous Serial Interface Mode	630
30.8.3	Special Mode 1 (I ² C Mode)	630
30.8.4	Reset Procedure on Communication Error	631
30.9 Not	es on A/D Converter	632
30.9.1	Notes on Designing Boards	632
30.9.2	Notes on Programming	633
30.10 Not	e on Serial Bus Interface	634
30.10.1	Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode	634
30.11 Not	es on Flash Memory Rewriting	635
30.11.1	Note on Power Supply	635
30.11.2	Note on Hardware Reset	635
30.11.3	Note on Flash Memory Protection	635
30.11.4	Notes on Programming	635
30.11.5	Notes on Interrupts	635
30.11.6	Notes on Rewrite Control Program	636
30.11.7	Notes on Number of Program/Erase Cycles and Software Command Execution Time	636
30.11.8	Other Notes	636
30.12 Not	e on E ² dataFlash	637
Appendix 1.	Package Dimensions	638
INDEX		639



R32C/152 Group RENESAS MCU

R01UH0220EJ0120 Rev.1.20 Sep 10, 2013

1. Overview

1.1 Features

The M16C Family offers a robust platform of 32-/16-bit CISC microcomputers (MCUs) featuring high ROM code efficiency, extensive EMI/EMS noise immunity, ultra-low power consumption, high-speed processing in actual applications, and numerous and varied integrated peripherals. Extensive device scalability from low- to high-end, featuring a single architecture as well as compatible pin assignments and peripheral functions, provides support for a vast range of application fields.

The R32C/100 Series is a high-end microcontroller series in the M16C Family. With a 4-Gbyte memory space, it achieves maximum code efficiency and high-speed processing with 32-bit CISC architecture, multiplier, multiply-accumulate unit, and floating point unit. The selection from the broadest choice of onchip peripheral devices — UART, CRC, DMAC, A/D and D/A converters, timers, I²C-bus interface, and watchdog timer enables to minimize external components.

The R32C/152 Group is the MCU specific to vehicle networks within the R32C/100 Series. This product, provided as 144-pin plastic molded LQFP package, has three channels of CAN module, eight channels of LIN module, and standard peripherals.

1.1.1 Applications

Automotive, communication equipment, industrial equipment, etc.



1.1.2 Performance Overview

Tables 1.1 and 1.2 show the performance overview of the R32C/152 Group.

Table 1.1 Performance Overview (1/2)

Unit	Function	Explanation
CPU	Central processing unit	R32C/100 Series CPU Core • Basic instructions: 108 • Minimum instruction execution time: 15.625 ns (f(CPU) = 64 MHz) • Multiplier: 32-bit × 32-bit → 64-bit • Multiply-accumulate unit: 32-bit × 32-bit + 64-bit → 64-bit • IEEE-754 compatible FPU: Single precision • 32-bit barrel shifter • Operating mode: Single-chip mode
Memory		Flash memory: 768 Kbytes, 1 Mbyte RAM: 48 Kbytes Data flash: 4 Kbytes × 2 blocks E²dataFlash: none (1)/8 Kbytes Refer to Table 1.3 for details
Voltage Detector	Low voltage detector	Optional ⁽²⁾ Low voltage detection interrupt
Clock	Clock generator	 4 circuits (main clock, sub clock, PLL, on-chip oscillator) Oscillation stop detector: Main clock oscillator stop/restart detection Frequency divide circuit: Divide-by-2 to divide-by-24 selectable Low power modes: Wait mode, stop mode
Interrupts		Interrupt vectors: 261 External interrupt inputs: NMI, NT × 9, key input × 4 Interrupt priority levels: 7
Watchdog Tir	mer	15 bits × 1 (selectable input frequency from prescaler output) Automatic timer start function is available
DMA	DMAC	4 channels
	DMAC II	 Triggered by an interrupt request of any peripheral 3 characteristic transfer functions: Immediate data transfer, calculation result transfer, chain transfer
I/O Ports	Programmable I/O ports	 2 input-only ports 120 CMOS I/O ports A pull-up resistor is selectable for every 4 input ports
Timer	Timer A	16-bit timer × 5 Timer mode, event counter mode, one-shot timer mode, pulse-width modulation (PWM) mode Two-phase pulse signal processing in event counter mode (two-phase encoder input) × 3
	Timer B	16-bit timer × 6 Timer mode, event counter mode, pulse frequency measurement mode, pulse-width measurement mode
	Three-phase motor control timer	Three-phase motor control timer × 1 (timers A1, A2, A4, and B2 used) 8-bit programmable dead time timer

Notes:

- 1. Contact a Renesas Electronics sales office to use the non-E²dataFlash version.
- 2. Contact a Renesas Electronics sales office to use the optional features.

Table 1.2 Performance Overview (2/2)

Unit	Function	Explanation				
Serial	UART0 to UART4	Asynchronous/synchronous serial interface × 5 channels				
Interface		• I ² C-bus (UART0 to UART2)				
		Special mode 2 (UART0 to UART2)				
A/D Converter		10-bit resolution × 34 channels				
		Sample and hold functionality integrated				
		Self test/Open-circuit detection assist				
D/A Converter	•	8-bit resolution × 2				
CRC Calculate	or	CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1)				
X-Y Converter		16 bits × 16 bits				
Intelligent I/O		Time measurement (input capture): 16 bits × 32				
		Digital debounce circuit contained				
		Waveform generation (output compare): 16 bits × 32				
		Phase shift waveform output mode contained				
Serial Bus Inte	erface	3 channels				
		Synchronous serial communication mode				
		• 4-wire serial bus mode				
		Programmable character length: 8 to 16 bits				
LIN Module		8 channels				
CAN Module		3 channels				
		CAN functionality compliant with ISO 11898-1				
		32 mailboxes				
Flash Memory		Programming and erasure supply voltage: VCC = 3.0 to 5.5 V				
		Minimum endurance: 1,000 program/erase cycles				
		Security protection: ROM code protect, ID code protect				
		Debugging: On-chip debug, on-board flash programming				
E ² dataFlash		Minimum endurance: 100,000 program/erase cycles				
Operating Free	quency/Supply	64 MHz/VCC = 3.0 to 5.5 V				
Voltage						
Operating Temperature		-40°C to 85°C (J version)				
		-40°C to 105°C (L version) (1)				
		-40°C to 125°C (K version)				
Current Consumption		43 mA (VCC = 5.0 V, f(CPU) = 64 MHz)				
		8 μA (VCC = 3.3 V, f(XCIN) = 32.768 kHz, wait mode)				
Package		144-pin plastic molded LQFP (PLQP0144KA-A)				

Note:

1. Contact a Renesas Electronics sales office to use the L version products.

1.2 Product Information

Table 1.3 lists the product information and Figure 1.1 shows the details of the part number.

Table 1.3 R32C/152 Group Product List

As of September, 2013

Part Number	Package Code (1)	ROM Capacity (2)	RAM Capacity	E ² dataFlash	Remarks
R5F64524JFD					J version
R5F64524LFD				8 Kbytes	L version (3)
R5F64524KFD		768 Kbytes			K version
R5F6452MJFD		+ 8 Kbytes			J version
R5F6452MLFD	PLQP0144KA-A		48 Kbytes	NA ⁽³⁾	L version (3)
R5F6452MKFD					K version
R5F64525JFD	FLQFU144NA-A			8 Kbytes	J version
R5F64525LFD					L version (3)
R5F64525KFD		1 Mbyte			K version
R5F6452NJFD		+ 8 Kbytes		NA ⁽³⁾	J version
R5F6452NLFD					L version (3)
R5F6452NKFD					K version

Notes:

- 1. The old package code is as follows: PLQP0144KA-A: 144P6Q-A
- 2. "8 Kbytes" in the ROM capacity indicates the data flash capacity.
- 3. Contact a Renesas Electronics sales office to use the non-E²dataFlash version or the L version products.




Figure 1.1 Part Numbering

1.3 Block Diagram

Figure 1.2 shows a block diagram of the R32C/152 Group.




Figure 1.2 R32C/152 Group Block Diagram

1.4 Pin Assignment

Figure 1.3 shows the pin assignment (top view) and Tables 1.4 to 1.7 show the pin characteristics.




Figure 1.3 Pin Assignment (top view)

Table 1.4 Pin Characteristics (1/4)

iubi	e 1.4	•		ISUCS (1/4)				
Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
1		P9_6			TXD4		CAN1OUT/ CAN2OUT	ANEX1
2		P9_5			CLK4		CAN1IN/CAN1WU/ CAN2IN/CAN2WU	ANEX0
3		P9_4		TB4IN	CTS4/RTS4			DA1
4		P9_3		TB3IN	CTS3/RTS3		LIN0_3IN	DA0
5		P9_2		TB2IN	TXD3		LIN0_3OUT	
6		P9_1		TB1IN	RXD3		LIN0_2IN	
7		P9_0		TB0IN	CLK3		LIN0_2OUT	
8		P14_6	ĪNT8					
9		P14_5	ĪNT7					
10		P14_4	INT6					
11		P14_3						
12	VDC0							
13		P14_1						
14	VDC1							
15	NSD							
16	CNVSS							
17	XCIN	P8_7						
18	XCOUT	P8_6						
19	RESET							
20	XOUT							
21	VSS							
22	XIN							
23	VCC							
24		P8_5	NMI					
25		P8_4	ĪNT2					
26		P8_3	ĪNT1				CANOIN/CANOWU/ CAN1IN/CAN1WU	
27		P8_2	ĪNT0				CAN0OUT/ CAN1OUT	
28		P8_1		TA4IN/Ū	CTS3/RTS3	IIO1_5/UD0B/UD1B		
29		P8_0		TA4OUT/U	RXD3	UD0A/UD1A	LIN0_1IN	
30		P7_7		TA3IN	CLK3	IIO1_4/UD0B/UD1B		
31		P7_6		TA3OUT	TXD3	IIO1_3/UD0A/UD1A	CAN0OUT	
32		P7_5		TA2IN/W	RXD4	IIO1_2	LINO_0IN	
33		P7_4		TA2OUT/W	TXD4	IIO1_1	LIN0_0OUT	
34		P7_3		TA1IN/V	CTS2/RTS2/SS2/ SCS2	IIO1_0		
35		P7_2		TA1OUT/V	CLK2/SSCK2			
36		P7_1		TA0IN/ TB5IN	RXD2/SCL2/ STXD2/SSI2	IIO1_7		
37		P7_0		TA0OUT	TXD2/SDA2/ SRXD2/SSO2	IIO1_6		

Table 1.5 Pin Characteristics (2/4)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
38		P6_7			TXD1/SDA1/ SRXD1/SSO1			
39	VCC							
40		P6_6			RXD1/SCL1/ STXD1/SSI1			
41	VSS							
42		P6_5			CLK1/SSCK1			
43		P6_4			CTS1/RTS1/SS1/ SCS1			
44		P6_3		TB5IN	TXD0/SDA0/ SRXD0/SSO0			
45		P6_2		TB2IN	RXD0/SCL0/ STXD0/SSI0			
46		P6_1		TB1IN	CLK0/SSCK0		CAN2IN/CAN2WU	
47		P6_0		TB0IN	CTS0/RTS0/SS0/ SCS0		CAN2OUT	
48		P13_7	ĪNT7			IIO3_7	LIN1_3IN	
49		P13_6	INT6			IIO3_6	LIN1_3OUT	
50		P13_5	ĪNT5			IIO3_5	LIN1_2IN	
51		P13_4	ĪNT4			IIO3_4	LIN1_2OUT	
52		P5_7			SCS2	IIO0_7		
53		P5_6			SSI2	IIO0_6		
54		P5_5			SSCK2	IIO0_5		
55		P5_4			SSO2	IIO0_4		
56		P13_3	ĪNT3			IIO3_3		
57	VSS							
58		P13_2	ĪNT2			IIO3_2		
59	VCC							
60		P13_1	INT1			IIO3_1		
61		P13_0	INT0			IIO3_0		
62	CLKOUT	P5_3				IIO0_3		
63		P5_2				IIO0_2		
64		P5_1				IIO0_1		
65		P5_0				1100_0		
66		P12_7			SCS0	IIO2_7		
67		P12_6			SSI0	IIO2_6		
68		P12_5			SSCK0	IIO2_5		
69		P4_7			SCS1	IIO1_7	LIN0_1IN	
70		P4_6			SSI1	IIO1_6	LIN0_1OUT	
71		P4_5			SSCK1	IIO1_5	LIN0_0IN	
72		P4_4			SSO1	IIO1_4	LIN0_0OUT	

Table 1.6 Pin Characteristics (3/4)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
73		P4_3			TXD3	IIO1_3		
74	VCC							
75		P4_2			RXD3	IIO1_2		
76	VSS							
77		P4_1			CLK3	IIO1_1		
78		P4_0			CTS3/RTS3	IIO1_0		
79		P3_7		TA4IN/ TB1IN/Ū	CTS4/RTS4			
80		P3_6		TA4OUT/U	TXD4			
81		P3_5		TA2IN/ TB0IN/W	RXD4			
82		P3_4		TA2OUT/W	CLK4			
83		P3_3		TA1IN/V			LIN0_0IN/LIN0_1IN	
84		P3_2		TA1OUT/V			LIN0_0OUT/ LIN0_1OUT	
85		P3_1		TA3OUT		UD0B/UD1B	LIN0_0IN	
86		P12_4			SSO0	IIO2_4		
87		P12_3			SCS1	IIO2_3		
88		P12_2			SSI1	IIO2_2		
89		P12_1			SSCK1	IIO2_1		
90		P12_0			SSO1	IIO2_0		
91	VCC							
92		P3_0		TA0OUT		UD0A/UD1A	LIN0_0OUT	
93	VSS							
94		P2_7						AN2_7
95		P2_6						AN2_6
96		P2_5						AN2_5
97		P2_4						AN2_4
98		P2_3						AN2_3
99		P2_2						AN2_2
100		P2_1						AN2_1
101		P2_0						AN2_0
102		P1_7	INT5			IIO0_7/IIO1_7		AN15_7
103		P1_6	INT4			IIO0_6/IIO1_6		AN15_6
104		P1_5	INT3			IIO0_5/IIO1_5		AN15_5
105		P1_4		TB0IN		IIO0_4/IIO1_4		AN15_4
106		P1_3			SCS0	IIO0_3/IIO1_3		AN15_3
107		P1_2			SSI0	IIO0_2/IIO1_2		AN15_2
108		P1_1			SSCK0	IIO0_1/IIO1_1		AN15_1

Table 1.7 Pin Characteristics (4/4)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
109		P1_0			SSO0	IIO0_0/IIO1_0		AN15_0
110		P0_7						AN0_7
111		P0_6						AN0_6
112		P0_5						AN0_5
113		P0_4						AN0_4
114		P11_4		TB3IN				
115		P11_3				IIO1_3	LIN1_1OUT	
116		P11_2				IIO1_2	LIN1_1IN	
117		P11_1				IIO1_1	LIN1_0OUT	
118		P11_0				IIO1_0	LIN1_0IN	
119		P0_3						AN0_3
120		P0_2						AN0_2
121		P0_1						AN0_1
122		P0_0						AN0_0
123		P15_7			CTS4/RTS4	IIO0_7		AN15_7
124		P15_6			CLK4	IIO0_6		AN15_6
125		P15_5			RXD4	IIO0_5		AN15_5
126		P15_4			TXD4	IIO0_4		AN15_4
127		P15_3			CTS3/RTS3	IIO0_3		AN15_3
128		P15_2			RXD3	IIO0_2		AN15_2
129		P15_1			CLK3	IIO0_1		AN15_1
130	VSS							
131		P15_0			TXD3	IIO0_0		AN15_0
132	VCC							
133		P10_7	KI3					AN_7
134		P10_6	KI2					AN_6
135		P10_5	KI1					AN_5
136		P10_4	KI0					AN_4
137		P10_3						AN_3
138		P10_2						AN_2
139		P10_1						AN_1
140	AVSS							
141		P10_0						AN_0
	VREF							
143	AVCC							
144		P9_7		TB2IN	RXD4			ADTRG

1.5 Pin Definitions and Functions

Table 1.8 to Table 1.10 show the pin definitions and functions.

Table 1.8 Pin Definitions and Functions (1/3)

Function	Symbol	I/O	Description
Power supply	VCC, VSS	I	Applicable as follows: VCC = 3.0 to 5.5 V, VSS = 0 V
Analog power supply	AVCC, AVSS	I	Power supply for the A/D converter. AVCC and AVSS should be connected to VCC and VSS, respectively
Connecting pins for decoupling capacitor	VDC0, VDC1	_	A decoupling capacitor for internal voltage should be connected between VDC0 and VDC1
Reset input	RESET	I	The MCU is reset when this pin is driven low
CNVSS	CNVSS	I	This pin should be connected to VSS via a resistor
Debug port	NSD	I/O	This pin is to communicate with a debugger. It should be connected to VCC via a resistor of 1 to 4.7 $k\Omega$
Main clock input	XIN	I	Input/output for the main clock oscillator. A crystal, or a ceramic resonator should be connected between pins
Main clock output	XOUT	0	XIN and XOUT. An external clock should be input at the XIN while leaving the XOUT open
Sub clock input	XCIN	I	Input/output for the sub clock oscillator. A crystal oscillator should be connected between pins XCIN and
Sub clock output	XCOUT	0	XCOUT. An external clock should be input at the XCIN while leaving the XCOUT open
Clock output	CLKOUT	0	Output of the clock with the same frequency as low speed clocks, f8, or f32
External interrupt input	INTO to INT8	I	Input for external interrupts
NMI input	P8_5/NMI	I	Input for NMI
Key input interrupt	KIO to KI3	I	Input for the key input interrupt

Table 1.9 Pin Definitions and Functions (2/3)

Function	Symbol	I/O	Description
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	I/O	I/O ports in CMOS. Each port can be programmed to input or output under the control of the direction register. Pull-up resistors are selected for the following 4-pin units:Pi_0 to Pi_3 and Pi_4 to Pi_7 (i = 0 to 15); however, they are enabled only for the input pins
Input port	P14_1	I	Input port in CMOS. Pull-up resistors are selectable for P14_1 and P14_3
Timer A	TA0OUT to TA4OUT	I/O	Timers A0 to A4 input/output
	TA0IN to TA4IN	I	Timers A0 to A4 input
Timer B	TB0IN to TB5IN	I	Timers B0 to B5 input
Three-phase motor control timer output	\overline{U} , \overline{U} , V , \overline{V} , W , \overline{W}	0	Three-phase motor control timer output
Serial interface	CTS0 to CTS4	I	Handshake input
	RTS0 to RTS4	0	Handshake output
	CLK0 to CLK4	I/O	Transmit/receive clock input/output
	RXD0 to RXD4	I	Serial data input
	TXD0 to TXD4	0	Serial data output
I ² C-bus	SDA0 to SDA2	I/O	Serial data input/output
(simplified)	SCL0 to SCL2	I/O	Transmit/receive clock input/output
Serial interface	STXD0 to STXD2	0	Serial data output in slave mode
special functions	SRXD0 to SRXD2	I	Serial data input in slave mode
	SS0 to SS2	I	Input to control serial interface special functions

Table 1.10 Pin Definitions and Functions (3/3)

Function	Symbol	I/O	Description
A/D converter	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7	ı	Analog input for the A/D converter
	ADTRG		External trigger input for the A/D converter
	ANEX0	I/O	Expanded analog input for the A/D converter and output in external op-amp connection mode
	ANEX1	ı	Expanded analog input for the A/D converter
D/A converter	DA0, DA1	0	Output for the D/A converter
Reference voltage input	VREF	ı	Reference voltage input for the A/D converter and D/A converter
Intelligent I/O	IIO0_0 to IIO0_7	I/O	Input/output for Intelligent I/O group 0. Either input capture or output compare is selectable
	IIO1_0 to IIO1_7	I/O	Input/output for Intelligent I/O group 1. Either input capture or output compare is selectable
	IIO2_0 to IIO2_7	I/O	Input/output for Intelligent I/O group 2. Either input capture or output compare is selectable
	IIO3_0 to IIO3_7	I/O	Input/output for Intelligent I/O group 3. Either input capture or output compare is selectable
	UD0A, UD1A, UD0B, UD1B	I	Input for the two-phase encoder
Serial bus interface	SSO0 to SSO2	I/O	Serial data output. Functions as serial data input/output in 4-wire serial bus mode
	SSI0 to SSI2	I/O	Serial data input. Functions as serial data input/output in 4-wire serial bus mode
	SSCK0 to SSCK2	I/O	Transmit/receive clock input/output
	SCS0 to SCS2	I/O	Input/output to control the synchronous serial interface
LIN module	LIN0_0OUT to LIN0_3OUT	0	Transmit data output for the LIN communications
	LIN0_0IN to LIN0_3IN	I	Receive data input for the LIN communications
	LIN1_0OUT to LIN1_3OUT	0	Transmit data output for the LIN communications
	LIN1_0IN to LIN1_3IN	I	Receive data input for the LIN communications
CAN module	CAN0IN to CAN2IN	I	Receive data input for the CAN communications
	CAN0OUT to CAN2OUT	0	Transmit data output for the CAN communications
	CANOWU to CAN2WU	I	Input for the CAN wake-up interrupt

2. Central Processing Unit (CPU)

The CPU contains the registers shown below. There are two register banks each consisting of registers R2R0, R3R1, R6R4, R7R5, A0 to A3, SB, and FB.




Figure 2.1 CPU Registers

2.1 General Purpose Registers

2.1.1 Data Registers (R2R0, R3R1, R6R4, and R7R5)

These 32-bit registers are primarily used for transfers and arithmetic/logic operations.

Each of the registers can be divided into upper and lower 16-bit registers, e.g. R2R0 can be divided into R2 and R0, R3R1 can be divided into R3 and R1, etc.

Moreover, data registers R2R0 and R3R1 can be divided into four 8-bit data registers: upper (R2H and R3H), mid-upper (R2L and R3L), mid-lower (R0H and R1H), and lower (R0L and R1L).

2.1.2 Address Registers (A0, A1, A2, and A3)

These 32-bit registers have functions similar to data registers. They are also used for address register indirect addressing and address register relative addressing.

2.1.3 Static Base Register (SB)

This 32-bit register is used for SB relative addressing.

2.1.4 Frame Base Register (FB)

This 32-bit register is used for FB relative addressing.

2.1.5 Program Counter (PC)

This 32-bit counter indicates the address of the instruction to be executed next.

2.1.6 Interrupt Vector Table Base Register (INTB)

This 32-bit register indicates the start address of a relocatable vector table.

2.1.7 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Two types of 32-bit stack pointers (SPs) are provided: user stack pointer (USP) and interrupt stack pointer (ISP).

Use the stack pointer select flag (U flag) to select either the user stack pointer (USP) or the interrupt stack pointer (ISP). The U flag is bit 7 in the flag register (FLG). Refer to 2.1.8 "Flag Register (FLG)" for details.

To minimize the overhead of interrupt sequence due to less memory access, set the user stack pointer (USP) or the interrupt stack pointer (ISP) to a multiple of 4.

2.1.8 Flag Register (FLG)

This 32-bit register indicates the CPU status.

2.1.8.1 Carry Flag (C flag)

This flag retains a carry, borrow, or shifted-out bit generated by the arithmetic logic unit (ALU).

2.1.8.2 Debug Flag (D flag)

This flag is only for debugging. Only set this bit to 0.

2.1.8.3 Zero Flag (Z flag)

This flag becomes 1 when the result of an operation is 0; otherwise it is 0.

2.1.8.4 Sign Flag (S flag)

This flag becomes 1 when the result of an operation is a negative value; otherwise it is 0.



2.1.8.5 Register Bank Select Flag (B flag)

This flag selects a register bank. It indicates 0 when register bank 0 is selected, and 1 when register bank 1 is selected.

2.1.8.6 Overflow Flag (O flag)

This flag becomes 1 when the result of an operation overflows; otherwise it is 0.

2.1.8.7 Interrupt Enable Flag (I flag)

This flag enables maskable interrupts. To disable maskable interrupts, set this flag to 0. To enable them, set this flag to 1. When an interrupt is accepted, the flag becomes 0.

2.1.8.8 Stack Pointer Select Flag (U flag)

To select the interrupt stack pointer (ISP), set this flag to 0. To select the user stack pointer (USP), set this flag to 1.

It becomes 0 when a hardware interrupt is accepted or when an INT instruction designated by a software interrupt number from 0 to 127 is executed.

2.1.8.9 Floating-point Underflow Flag (FU flag)

This flag becomes 1 when an underflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

2.1.8.10 Floating-point Overflow Flag (FO flag)

This flag becomes 1 when an overflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

2.1.8.11 Processor Interrupt Priority Level (IPL)

The processor interrupt priority level (IPL), consisting of 3 bits, selects a processor interrupt priority level from level 0 to 7. An interrupt is enabled when the interrupt request level is higher than the selected IPL.

When the processor interrupt priority level (IPL) is set to 111b (level 7), all interrupts are disabled.

2.1.8.12 Fixed-point Radix Point Designation Bit (DP bit)

This bit designates the radix point. It also specifies which portion of the fixed-point multiplication result to extract. It is used for the MULX instruction.

2.1.8.13 Floating-point Rounding Mode (RND)

The 2-bit floating-point rounding mode selects a rounding mode for floating-point calculation results.

2.1.8.14 Reserved

Only set this bit to 0. The read value is undefined.



2.2 Fast Interrupt Registers

The following three registers are provided to minimize the overhead of the interrupt sequence. Refer to 10.4 "Fast Interrupt" for details.

2.2.1 Save Flag Register (SVF)

This 32-bit register is used to save the flag register when a fast interrupt occurs.

2.2.2 Save PC Register (SVP)

This 32-bit register is used to save the program counter when a fast interrupt occurs.

2.2.3 Vector Register (VCT)

This 32-bit register is used to indicate a jump address when a fast interrupt occurs.

2.3 DMAC-associated Registers

There are seven types of DMAC-associated registers. Refer to 12. "DMAC" for details.

2.3.1 DMA Mode Registers (DMD0, DMD1, DMD2, and DMD3)

These 32-bit registers are used to set DMA transfer mode, bit rate, etc.

2.3.2 DMA Terminal Count Registers (DCT0, DCT1, DCT2, and DCT3)

These 24-bit registers are used to set the number of DMA transfers.

2.3.3 DMA Terminal Count Reload Registers (DCR0, DCR1, DCR2, and DCR3)

These 24-bit registers are used to set the reloaded values for DMA terminal count registers.

2.3.4 DMA Source Address Registers (DSA0, DSA1, DSA2, and DSA3)

These 32-bit registers are used to set DMA source addresses.

2.3.5 DMA Source Address Reload Registers (DSR0, DSR1, DSR2, and DSR3)

These 32-bit registers are used to set the reloaded values for DMA source address registers.

2.3.6 DMA Destination Address Registers (DDA0, DDA1, DDA2, and DDA3)

These 32-bit registers are used to set DMA destination addresses.

2.3.7 DMA Destination Address Reload Registers (DDR0, DDR1, DDR2, and DDR3)

These 32-bit registers are used to set reloaded values for DMA destination address registers.



R32C/152 Group 3. Memory

3. Memory

Figure 3.1 shows the memory map of the R32C/152 Group.

The R32C/152 Group provides a 4-Gbyte address space from 00000000h to FFFFFFFh.

The internal ROM is mapped from address FFFFFFFh in the inferior direction. For example, the 1-Mbyte internal ROM is mapped from FFF00000h to FFFFFFFh.

The fixed interrupt vector table contains the start address of interrupt handlers and is mapped from FFFFFFDCh to FFFFFFFh.

The internal RAM is mapped from address 00000400h in the superior direction. For example, the 48-Kbyte internal RAM is mapped from 00000400h to 0000C3FFh. Besides being used for data storage, the internal RAM functions as a stack(s) for subroutine calls and/or interrupt handlers.

Special function registers (SFRs), which are control registers for peripheral functions, are mapped from 00000000h to 000003FFh, and from 00040000h to 0004FFFFh. Unoccupied SFR locations are reserved, and no access is allowed.




Figure 3.1 Memory Map

4. Special Function Registers (SFRs)

SFRs are memory-mapped peripheral registers that control the operation of peripherals. Table 4.1 SFR List (1) to Table 4.73 SFR List (73) list the SFR details.

Table 4.1 SFR List (1)

Address	Register	Symbol	Reset Value
000000h			
000001h			
000002h			
000003h			
000004h	Clock Control Register	CCR	0001 1000b
000005h			
000006h	Flash Memory Control Register	FMCR	0000 0001b
	Protect Release Register	PRR	00h
000008h			
000009h			
00000Ah			
00000Bh			
00000Ch			
00000Dh			
00000Eh			
00000Fh			
000010h			
000011h			
000012h			
000013h			
000014h			
000015h			
000016h			
000017h			
000018h			
000019h			
00001Ah			
00001Bh			
	Flash Memory Rewrite Bus Control Register	FEBC	0000h
00001Dh			
00001Eh	Peripheral Bus Control Register	PBC	0504h
00001Fh			
000020h to			
00005Fh			
Villadefiae		•	•

X: Undefined

Table 4.2 SFR List (2)

Address	Register	Symbol	Reset Value
000060h			
000061h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
000062h			
000063h	UART2 Receive/ACK Interrupt Control Register	S2RIC	XXXX X000b
000064h			
000065h			
000066h			
000067h			
	DMA0 Transfer Complete Interrupt Control Register	DM0IC	XXXX X000b
000069h	UART0 START Condition/STOP Condition Detection Interrupt	BCN0IC	XXXX X000b
	Control Register		
	DMA2 Transfer Complete Interrupt Control Register	DM2IC	XXXX X000b
	A/D Converter 0 Convert Completion Interrupt Control Register	AD0IC	XXXX X000b
	Timer A0 Interrupt Control Register	TA0IC	XXXX X000b
00006Dh	Intelligent I/O Interrupt Control Register 0	IIO0IC	XXXX X000b
	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X000b
000070h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
000071h	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X000b
000072h	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X000b
000073h	Intelligent I/O Interrupt Control Register 6	IIO6IC	XXXX X000b
000074h	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X000b
000075h	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X000b
000076h	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
000077h	Intelligent I/O Interrupt Control Register 10	IIO10IC	XXXX X000b
000078h	Timer B3 Interrupt Control Register	TB3IC	XXXX X000b
000079h	-		
00007Ah	INT5 Interrupt Control Register	INT5IC	XX00 X000b
00007Bh	CAN0 Wake-up Interrupt Control Register	COWIC	XXXX X000b
00007Ch	INT3 Interrupt Control Register	INT3IC	XX00 X000b
00007Dh	CAN2 Wake-up Interrupt Control Register	C2WIC	XXXX X000b
	INT1 Interrupt Control Register	INT1IC	XX00 X000b
00007Fh	LIN0 Low Detection Interrupt Control Register	LOLDIC	XXXX X000b
000080h			
000081h	UART2 Transmit/NACK Interrupt Control Register	S2TIC	XXXX X000b
000082h			
000083h			
000084h			
000085h			
000086h			
	UART2 START Condition/STOP Condition Detection Interrupt	BCN2IC	XXXX X000b
	Control Register	1	1

Table 4.3 SFR List (3)

Address	Register	Symbol	Reset Value
	DMA1 Transfer Complete Interrupt Control Register	DM1IC	XXXX X000b
000089h	UART1 START Condition/STOP Condition Detection Interrupt Control Register	BCN1IC	XXXX X000b
00008Ah	DMA3 Transfer Complete Interrupt Control Register	DM3IC	XXXX X000b
	Key Input Interrupt Control Register	KUPIC	XXXX X000b
	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
00008Dh	Intelligent I/O Interrupt Control Register 1	IIO1IC	XXXX X000b
	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
	Intelligent I/O Interrupt Control Register 3	IIO3IC	XXXX X000b
	UART0 Transmit/NACK Interrupt Control Register	S0TIC	XXXX X000b
	Intelligent I/O Interrupt Control Register 5	IIO5IC	XXXX X000b
	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X000b
	Intelligent I/O Interrupt Control Register 7	IIO7IC	XXXX X000b
	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
	Intelligent I/O Interrupt Control Register 9	IIO9IC	XXXX X000b
	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
	Intelligent I/O Interrupt Control Register 11	IIO11IC	XXXX X000b
	Timer B4 Interrupt Control Register	TB4IC	XXXX X000b
000099h			
	INT4 Interrupt Control Register	INT4IC	XX00 X000b
	CAN1 Wake-up Interrupt Control Register	C1WIC	XXXX X000b
00009Ch	INT2 Interrupt Control Register	INT2IC	XX00 X000b
00009Dh			
	INT0 Interrupt Control Register	INT0IC	XX00 X000b
	LIN1 Low Detection Interrupt Control Register	L1LDIC	XXXX X000b
	Intelligent I/O Interrupt Request Register 0	IIO0IR	0000 0XX1b
	Intelligent I/O Interrupt Request Register 1	IIO1IR	0000 0XX1b
0000A2h	Intelligent I/O Interrupt Request Register 2	IIO2IR	0000 0X01b
0000A3h	Intelligent I/O Interrupt Request Register 3	IIO3IR	0000 XXX1b
	Intelligent I/O Interrupt Request Register 4	IIO4IR	000X XXX1b
	Intelligent I/O Interrupt Request Register 5	IIO5IR	0000 XXX1b
	Intelligent I/O Interrupt Request Register 6	IIO6IR	0000 XXX1b
0000A7h	Intelligent I/O Interrupt Request Register 7	IIO7IR	000X XXX1b
	Intelligent I/O Interrupt Request Register 8	IIO8IR	000X XXX1b
	Intelligent I/O Interrupt Request Register 9	IIO9IR	0X00 XXX1b
	Intelligent I/O Interrupt Request Register 10	IIO10IR	0X00 XXX1b
	Intelligent I/O Interrupt Request Register 11	IIO11IR	0X0X XXX1b
0000ACh			
0000ADh			
0000AEh			
0000AFh			

Table 4.4 SFR List (4)

Address	Register	Symbol	Reset Value
0000B0h	Intelligent I/O Interrupt Enable Register 0	IIO0IE	00h
0000B1h	Intelligent I/O Interrupt Enable Register 1	IIO1IE	00h
0000B2h	Intelligent I/O Interrupt Enable Register 2	IIO2IE	00h
0000B3h	Intelligent I/O Interrupt Enable Register 3	IIO3IE	00h
0000B4h	Intelligent I/O Interrupt Enable Register 4	IIO4IE	00h
0000B5h	Intelligent I/O Interrupt Enable Register 5	IIO5IE	00h
	Intelligent I/O Interrupt Enable Register 6	IIO6IE	00h
	Intelligent I/O Interrupt Enable Register 7	IIO7IE	00h
	Intelligent I/O Interrupt Enable Register 8	IIO8IE	00h
	Intelligent I/O Interrupt Enable Register 9	IIO9IE	00h
	Intelligent I/O Interrupt Enable Register 10	IIO10IE	00h
	Intelligent I/O Interrupt Enable Register 11	IIO11IE	00h
0000BCh			
0000BDh			
0000BEh			
0000BFh			
	Serial Bus Interface 0 Interrupt Control Register	SS0IC	XXXX X000b
	CAN0 Transmit Interrupt Control Register	C0TIC	XXXX X000b
	Serial Bus Interface 2 Interrupt Control Register	SS2IC	XXXX X000b
	CAN0 Error Interrupt Control Register	C0EIC	XXXX X000b
0000C4h			
	CAN1 Receive Interrupt Control Register	C1RIC	XXXX X000b
0000C6h			
	CAN2 Transmit Interrupt Control Register	C2TIC	XXXX X000b
0000C8h			
	CAN2 Error Interrupt Control Register	C2EIC	XXXX X000b
0000CAh			
0000CBh			
0000CCh			
0000CDh			
0000CEh			
0000CFh			
	CAN0 Transmit FIFO Interrupt Control Register	C0FTIC	XXXX X000b
0000D1h	0.004.7	0.45710	2000/2/052
	CAN1 Transmit FIFO Interrupt Control Register	C1FTIC	XXXX X000b
0000D3h	OANO Transport FIFO Intermed Co. 1 . 1 Dec. 1	COETIO	WWW MOCOL
	CAN2 Transmit FIFO Interrupt Control Register	C2FTIC	XXXX X000b
	LIN0_0 Interrupt Control Register	L0_0IC	XXXX X000b
0000D6h		10.00	VVVV VOCAL
	LINO_2 Interrupt Control Register	L0_2IC E2FIC	XXXX X000b
	E ² dataFlash Interrupt Control Register		XXXX X000b
	LIN1_0 Interrupt Control Register	L1_0IC	XXXX X000b
0000DAh		14.00	WWW MOCOL
	LIN1_2 Interrupt Control Register	L1_2IC	XXXX X000b
0000DCh		COTIC	VVVV VOCAL
	UART3 Transmit Interrupt Control Register	S3TIC	XXXX X000b
	INT7 Interrupt Control Register	INT7IC	XX00 X000b
X: Undefined	UART4 Transmit Interrupt Control Register	S4TIC	XXXX X000b

Table 4.5 SFR List (5)

Address	Register	Symbol	Reset Value
0000E0h	Serial Bus Interface 1 Interrupt Control Register	SS1IC	XXXX X000b
0000E1h	CAN0 Receive Interrupt Control Register	C0RIC	XXXX X000b
0000E2h			
0000E3h	CAN1 Transmit Interrupt Control Register	C1TIC	XXXX X000b
0000E4h			
0000E5h	CAN1 Error Interrupt Control Register	C1EIC	XXXX X000b
0000E6h			
0000E7h	CAN2 Receive Interrupt Control Register	C2RIC	XXXX X000b
0000E8h			
0000E9h			
0000EAh			
0000EBh			
0000ECh			
0000EDh			
0000EEh			
0000EFh			
0000F0h	CAN0 Receive FIFO Interrupt Control Register	C0FRIC	XXXX X000b
0000F1h			
0000F2h	CAN1 Receive FIFO Interrupt Control Register	C1FRIC	XXXX X000b
0000F3h			
0000F4h	CAN2 Receive FIFO Interrupt Control Register	C2FRIC	XXXX X000b
0000F5h	LIN0_1 Interrupt Control Register	L0_1IC	XXXX X000b
0000F6h	-		
0000F7h	LIN0_3 Interrupt Control Register	L0_3IC	XXXX X000b
0000F8h	-		
0000F9h	LIN1_1 Interrupt Control Register	L1_1IC	XXXX X000b
0000FAh			
0000FBh	LIN1_3 Interrupt Control Register	L1_3IC	XXXX X000b
	INT8 Interrupt Control Register	INT8IC	XX00 X000b
	UART3 Receive Interrupt Control Register	S3RIC	XXXX X000b
	INT6 Interrupt Control Register	INT6IC	XX00 X000b
	UART4 Receive Interrupt Control Register	S4RIC	XXXX X000b
000100h	Group 1 Time Measurement/Waveform Generation Register 0	G1TM0/G1PO0	XXXXh
000101h			
000102h	Group 1 Time Measurement/Waveform Generation Register 1	G1TM1/G1PO1	XXXXh
000103h			
000104h	Group 1 Time Measurement/Waveform Generation Register 2	G1TM2/G1PO2	XXXXh
000105h			
000106h	Group 1 Time Measurement/Waveform Generation Register 3	G1TM3/G1PO3	XXXXh
000107h			
X: Undefine		!	-

Table 4.6 SFR List (6)

	• •		
Address	Register	Symbol	Reset Value
000108h	Group 1 Time Measurement/Waveform Generation Register 4	G1TM4/G1PO4	XXXXh
000109h			
00010Ah	Group 1 Time Measurement/Waveform Generation Register 5	G1TM5/G1PO5	XXXXh
00010Bh			
00010Ch	Group 1 Time Measurement/Waveform Generation Register 6	G1TM6/G1PO6	XXXXh
00010Dh			
00010Eh	Group 1 Time Measurement/Waveform Generation Register 7	G1TM7/G1PO7	XXXXh
00010Fh			
000110h	Group 1 Waveform Generation Control Register 0	G1POCR0	0000 X000b
000111h	Group 1 Waveform Generation Control Register 1	G1POCR1	0X00 X000b
000112h	Group 1 Waveform Generation Control Register 2	G1POCR2	0X00 X000b
000113h	Group 1 Waveform Generation Control Register 3	G1POCR3	0X00 X000b
000114h	Group 1 Waveform Generation Control Register 4	G1POCR4	0X00 X000b
000115h	Group 1 Waveform Generation Control Register 5	G1POCR5	0X00 X000b
000116h	Group 1 Waveform Generation Control Register 6	G1POCR6	0X00 X000b
000117h	Group 1 Waveform Generation Control Register 7	G1POCR7	0X00 X000b
000118h	Group 1 Time Measurement Control Register 0	G1TMCR0	00h
000119h	Group 1 Time Measurement Control Register 1	G1TMCR1	00h
00011Ah	Group 1 Time Measurement Control Register 2	G1TMCR2	00h
00011Bh	Group 1 Time Measurement Control Register 3	G1TMCR3	00h
00011Ch	Group 1 Time Measurement Control Register 4	G1TMCR4	00h
00011Dh	Group 1 Time Measurement Control Register 5	G1TMCR5	00h
00011Eh	Group 1 Time Measurement Control Register 6	G1TMCR6	00h
00011Fh	Group 1 Time Measurement Control Register 7	G1TMCR7	00h
000120h	Group 1 Base Timer Register	G1BT	XXXXh
000121h			
000122h	Group 1 Base Timer Control Register 0	G1BCR0	0000 0000b
000123h	Group 1 Base Timer Control Register 1	G1BCR1	0000 0000b
000124h	Group 1 Time Measurement Prescaler Register 6	G1TPR6	00h
000125h	Group 1 Time Measurement Prescaler Register 7	G1TPR7	00h
000126h	Group 1 Function Enable Register	G1FE	00h
000127h	Group 1 Function Select Register	G1FS	00h
000128h	-		
000129h			
00012Ah			
00012Bh			
00012Ch			
00012Dh			
00012Eh			
00012Fh			
000130h to			
		i .	i .

Table 4.7 SFR List (7)

Address	Register	Symbol	Reset Value
	Group 2 Time Measurement/Waveform Generation Register 0	G2TM0/G2PO0	XXXXh
000110h	· · · · · · · · · · · · · · · · · · ·	22	
	Group 2 Time Measurement/Waveform Generation Register 1	G2TM1/G2PO1	XXXXh
000112h		32	
	Group 2 Time Measurement/Waveform Generation Register 2	G2TM2/G2PO2	XXXXh
000145h	·	02111127021 02	7000
	Group 2 Time Measurement/Waveform Generation Register 3	G2TM3/G2PO3	XXXXh
000147h	·		
	Group 2 Time Measurement/Waveform Generation Register 4	G2TM4/G2PO4	XXXXh
000149h	·		
	Group 2 Time Measurement/Waveform Generation Register 5	G2TM5/G2PO5	XXXXh
00014Bh	· · · · · · · · · · · · · · · · · · ·		
	Group 2 Time Measurement/Waveform Generation Register 6	G2TM6/G2PO6	XXXXh
00014Dh	· · · · · · · · · · · · · · · · · · ·		
	Group 2 Time Measurement/Waveform Generation Register 7	G2TM7/G2PO7	XXXXh
00014Fh	· · · · · · · · · · · · · · · · · · ·		
	Group 2 Waveform Generation Control Register 0	G2POCR0	0000 X000b
	Group 2 Waveform Generation Control Register 1	G2POCR1	0X00 X000b
	Group 2 Waveform Generation Control Register 2	G2POCR2	0X00 X000b
	Group 2 Waveform Generation Control Register 3	G2POCR3	0X00 X000b
	Group 2 Waveform Generation Control Register 4	G2POCR4	0X00 X000b
	Group 2 Waveform Generation Control Register 5	G2POCR5	0X00 X000b
	Group 2 Waveform Generation Control Register 6	G2POCR6	0X00 X000b
	Group 2 Waveform Generation Control Register 7	G2POCR7	0X00 X000b
	Group 2 Time Measurement Control Register 0	G2TMCR0	00h
	Group 2 Time Measurement Control Register 1	G2TMCR1	00h
	Group 2 Time Measurement Control Register 2	G2TMCR2	00h
	Group 2 Time Measurement Control Register 3	G2TMCR3	00h
	Group 2 Time Measurement Control Register 4	G2TMCR4	00h
	Group 2 Time Measurement Control Register 5	G2TMCR5	00h
00015Eh	Group 2 Time Measurement Control Register 6	G2TMCR6	00h
00015Fh	Group 2 Time Measurement Control Register 7	G2TMCR7	00h
000160h	Group 2 Base Timer Register	G2BT	XXXXh
000161h	-		
000162h	Group 2 Base Timer Control Register 0	G2BCR0	0000 0000b
000163h	Group 2 Base Timer Control Register 1	G2BCR1	0000 0000b
000164h	Group 2 Time Measurement Prescaler Register 6	G2TPR6	00h
	Group 2 Time Measurement Prescaler Register 7	G2TPR7	00h
000166h	Group 2 Function Enable Register	G2FE	00h
	Group 2 Function Select Register	G2FS	00h
000168h			
000169h			
00016Ah			
00016Bh			
00016Ch			
00016Dh			
00016Eh			
00016Fh			
Y· I Indefine		+	+

Table 4.8 SFR List (8)

Address	Register	Symbol	Reset Value
000170h	-	-	
000171h			
000172h			
000173h			
000174h			
000175h			
000176h			
000177h			
000178h			
000179h			
00017Ah			
00017Bh			
00017Ch			
00017Dh			
00017Eh			
00017Fh			
	Group 0 Time Measurement/Waveform Generation Register 0	G0TM0/G0PO0	XXXXh
000181h			
	Group 0 Time Measurement/Waveform Generation Register 1	G0TM1/G0PO1	XXXXh
000183h			
	Group 0 Time Measurement/Waveform Generation Register 2	G0TM2/G0PO2	XXXXh
000185h			
	Group 0 Time Measurement/Waveform Generation Register 3	G0TM3/G0PO3	XXXXh
000187h			
	Group 0 Time Measurement/Waveform Generation Register 4	G0TM4/G0PO4	XXXXh
000189h			
	Group 0 Time Measurement/Waveform Generation Register 5	G0TM5/G0PO5	XXXXh
00018Bh			
	Group 0 Time Measurement/Waveform Generation Register 6	G0TM6/G0PO6	XXXXh
00018Dh			
	Group 0 Time Measurement/Waveform Generation Register 7	G0TM7/G0PO7	XXXXh
00018Fh		0.000	
	Group 0 Waveform Generation Control Register 0	G0POCR0	0000 X000b
	Group 0 Waveform Generation Control Register 1	G0POCR1	0X00 X000b
	Group 0 Waveform Generation Control Register 2	G0POCR2	0X00 X000b
	Group 0 Waveform Generation Control Register 3	G0POCR3	0X00 X000b
	Group 0 Waveform Generation Control Register 4	G0POCR4	0X00 X000b
	Group 0 Waveform Generation Control Register 5	G0POCR5	0X00 X000b
	Group 0 Waveform Generation Control Register 6	G0POCR6	0X00 X000b
	Group 0 Waveform Generation Control Register 7	G0POCR7	0X00 X000b
	Group 0 Time Measurement Control Register 0	G0TMCR0	00h
	Group 0 Time Measurement Control Register 1	G0TMCR1	00h
	Group 0 Time Measurement Control Register 2	G0TMCR2	00h
	Group 0 Time Measurement Control Register 3	G0TMCR3	00h
	Group 0 Time Measurement Control Register 4	G0TMCR4	00h
	Group 0 Time Measurement Control Register 5	G0TMCR5	00h 00h
	Group 0 Time Measurement Control Register 6	G0TMCR6 G0TMCR7	
X: Undefine	Group 0 Time Measurement Control Register 7	GUTIVICK/	00h

Table 4.9 SFR List (9)

Address	Register	Symbol	Reset Value
0001A0h	Group 0 Base Timer Register	G0BT	XXXXh
0001A1h	·		
0001A2h	Group 0 Base Timer Control Register 0	G0BCR0	0000 0000b
	Group 0 Base Timer Control Register 1	G0BCR1	0000 0000b
0001A4h	Group 0 Time Measurement Prescaler Register 6	G0TPR6	00h
	Group 0 Time Measurement Prescaler Register 7	G0TPR7	00h
	Group 0 Function Enable Register	G0FE	00h
	Group 0 Function Select Register	G0FS	00h
0001A8h	-		
0001A9h			
0001AAh			
0001ABh			
0001ACh			
0001ADh			
0001AEh			
0001AFh			
0001B0h			
0001B1h			
0001B2h			
0001B3h			
0001B4h			
0001B5h			
0001B6h			
0001B7h			
0001B8h			
0001B9h			
0001BAh			
0001BBh			
0001BCh			
0001BDh			
0001BEh			
0001BFh			
0001C0h			
0001C1h			
0001C2h			
0001C3h			
0001C4h			
0001C5h			
0001C6h			
0001C7h			
0001C8h			
0001C9h			
0001CAh			
0001CBh			
0001CCh			
0001CDh			
0001CEh			
0001CFh			

Table 4.10 SFR List (10)

Address	Register	Symbol	Reset Value
0001D0h			
0001D1h			
0001D2h			
0001D3h			
0001D4h			
0001D5h			
0001D6h			
0001D7h			
0001D8h			
0001D9h			
0001DAh			
0001DBh			
0001DCh			
0001DDh			
0001DEh			
0001DFh			
0001E0h	UART3 Transmit/Receive Mode Register	U3MR	00h
	UART3 Bit Rate Register	U3BRG	XXh
0001E2h	UART3 Transmit Buffer Register	U3TB	XXXXh
0001E3h	j		
0001E4h	UART3 Transmit/Receive Control Register 0	U3C0	00X0 1000b
0001E5h	UART3 Transmit/Receive Control Register 1	U3C1	XXXX 0010b
0001E6h	UART3 Receive Buffer Register	U3RB	XXXXh
0001E7h			
0001E8h	UART4 Transmit/Receive Mode Register	U4MR	00h
0001E9h	UART4 Bit Rate Register	U4BRG	XXh
0001EAh	UART4 Transmit Buffer Register	U4TB	XXXXh
0001EBh	_		
0001ECh	UART4 Transmit/Receive Control Register 0	U4C0	00X0 1000b
0001EDh	UART4 Transmit/Receive Control Register 1	U4C1	XXXX 0010b
0001EEh	UART4 Receive Buffer Register	U4RB	XXXXh
0001EFh			
0001F0h	UART3, UART4 Transmit/Receive Control Register 2	U34CON	X000 0000b
0001F1h			
0001F2h			
0001F3h			
0001F4h			
0001F5h			
0001F6h			
0001F7h			
0001F8h			
0001F9h			
0001FAh			
0001FBh			
0001FCh			
0001FDh			
0001FEh			
0001FFh			
X: Undefine		<u> </u>	!

Table 4.11 SFR List (11)

Address	Register	Symbol	Reset Value
000200h	Group0 Phase Shift Waveform Output Mode Clock Division Setting Register	G0SDR	00h
000201h	Group0 Phase Shift Waveform Output Mode Control Register	G0PSCR	00h
000202h	Group1 Phase Shift Waveform Output Mode Clock Division Setting Register	G1SDR	00h
000203h	Group1 Phase Shift Waveform Output Mode Control Register	G1PSCR	00h
	Group2 Phase Shift Waveform Output Mode Clock Division Setting Register	G2SDR	00h
000205h	Group2 Phase Shift Waveform Output Mode Control Register	G2PSCR	00h
000206h	Group3 Phase Shift Waveform Output Mode Clock Division Setting Register	G3SDR	00h
000207h	Group3 Phase Shift Waveform Output Mode Control Register	G3PSCR	00h
	Timer B Event Clock Select Register	TBECKS	0000 0000b
000209h			
00020Ah			
00020Bh			
00020Ch			
00020Dh			
00020Eh			
00020Fh		1	
	IIO0_7 Digital Debounce Register	IC07DDR	FFh
	IIO1_7 Digital Debounce Register	IC17DDR	FFh
	IIO2_7 Digital Debounce Register	IC27DDR	FFh
	IIO3 7 Digital Debounce Register	IC37DDR	FFh
000214h	. – •		
000215h			
000216h			
000217h			
000218h			
000219h			
00021Ah			
00021Bh			
00021Ch			
00021Dh			
00021Eh		1	
00021Fh		1	
	Timer A1 Mirror Register	TA1M	XXXXh
000221h	=		
	Timer A1-1 Mirror Register	TA11M	XXXXh
000223h	_		
	Timer A2 Mirror Register	TA2M	XXXXh
000225h			
	Timer A2-1 Mirror Register	TA21M	XXXXh
000227h			
	Timer A4 Mirror Register	TA4M	XXXXh
000229h			
	Timer A4-1 Mirror Register	TA41M	XXXXh
00022Bh	_		
00022Ch		1	
00022Dh			
00022Eh			
00022Fh		†	
· Undofino			1

Table 4.12 SFR List (12)

14016 4.12	SFR LIST (12)		
Address	Register	Symbol	Reset Value
000230h to			
00023F			
000240h	Group 3 Time Measurement/Waveform Generation Register 0	G3TM0/G3PO0	XXXXh
000241h			
000242h	Group 3 Time Measurement/Waveform Generation Register 1	G3TM1/G3PO1	XXXXh
000243h			
000244h	Group 3 Time Measurement/Waveform Generation Register 2	G3TM2/G3PO2	XXXXh
000245h			
000246h	Group 3 Time Measurement/Waveform Generation Register 3	G3TM3/G3PO3	XXXXh
000247h			
000248h	Group 3 Time Measurement/Waveform Generation Register 4	G3TM4/G3PO4	XXXXh
000249h			
00024Ah	Group 3 Time Measurement/Waveform Generation Register 5	G3TM5/G3PO5	XXXXh
00024Bh			
00024Ch	Group 3 Time Measurement/Waveform Generation Register 6	G3TM6/G3PO6	XXXXh
00024Dh			
00024Eh	Group 3 Time Measurement/Waveform Generation Register 7	G3TM7/G3PO7	XXXXh
00024Fh			
000250h	Group 3 Waveform Generation Control Register 0	G3POCR0	0000 X000b
000251h	Group 3 Waveform Generation Control Register 1	G3POCR1	0X00 X000b
000252h	Group 3 Waveform Generation Control Register 2	G3POCR2	0X00 X000b
	Group 3 Waveform Generation Control Register 3	G3POCR3	0X00 X000b
000254h	Group 3 Waveform Generation Control Register 4	G3POCR4	0X00 X000b
	Group 3 Waveform Generation Control Register 5	G3POCR5	0X00 X000b
	Group 3 Waveform Generation Control Register 6	G3POCR6	0X00 X000b
	Group 3 Waveform Generation Control Register 7	G3POCR7	0X00 X000b
	Group 3 Time Measurement Control Register 0	G3TMCR0	00h
	Group 3 Time Measurement Control Register 1	G3TMCR1	00h
	Group 3 Time Measurement Control Register 2	G3TMCR2	00h
	Group 3 Time Measurement Control Register 3	G3TMCR3	00h
	Group 3 Time Measurement Control Register 4	G3TMCR4	00h
	Group 3 Time Measurement Control Register 5	G3TMCR5	00h
	Group 3 Time Measurement Control Register 6	G3TMCR6	00h
	Group 3 Time Measurement Control Register 7	G3TMCR7	00h
	Group 3 Base Timer Register	G3BT	XXXXh
000261h			
	Group 3 Base Timer Control Register 0	G3BCR0	0000 0000b
	Group 3 Base Timer Control Register 1	G3BCR1	0000 0000b
	Group 3 Time Measurement Prescaler Register 6	G3TPR6	00h
	Group 3 Time Measurement Prescaler Register 7	G3TPR7	00h
	Group 3 Function Enable Register	G3FE	00h
	Group 3 Function Select Register	G3FS	00h
000268h			
000269h			
00026Ah			
000267th			
00026Ch			
00026Dh			
00026Eh			
00020EH		1	
V: Undefine			

Table 4.13 SFR List (13)

Address	Register	Symbol	Reset Value
000270h to		2,	
0002BFh			
	X0 Register/Y0 Register	X0R/Y0R	XXXXh
0002C1h		1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
	X1 Register/Y1 Register	X1R/Y1R	XXXXh
0002C3h			
	X2 Register/Y2 Register	X2R/Y2R	XXXXh
0002C5h			
	X3 Register/Y3 Register	X3R/Y3R	XXXXh
0002C7h			
	X4 Register/Y4 Register	X4R/Y4R	XXXXh
0002C9h			
	X5 Register/Y5 Register	X5R/Y5R	XXXXh
0002CBh			
	X6 Register/Y6 Register	X6R/Y6R	XXXXh
0002CDh			
	X7 Register/Y7 Register	X7R/Y7R	XXXXh
0002CFh			
	X8 Register/Y8 Register	X8R/Y8R	XXXXh
0002D1h			
	X9 Register/Y9 Register	X9R/Y9R	XXXXh
0002D3h			
0002D4h	X10 Register/Y10 Register	X10R/Y10R	XXXXh
0002D5h			
0002D6h	X11 Register/Y11 Register	X11R/Y11R	XXXXh
0002D7h			
0002D8h	X12 Register/Y12 Register	X12R/Y12R	XXXXh
0002D9h			
0002DAh	X13 Register/Y13 Register	X13R/Y13R	XXXXh
0002DBh			
0002DCh	X14 Register/Y14 Register	X14R/Y14R	XXXXh
0002DDh			
0002DEh	X15 Register/Y15 Register	X15R/Y15R	XXXXh
0002DFh			
0002E0h	X-Y Control Register	XYC	XXXX XX00b
0002E1h			
0002E2h			
0002E3h			
	UART1 Special Mode Register 4	U1SMR4	00h
	UART1 Special Mode Register 3	U1SMR3	00h
	UART1 Special Mode Register 2	U1SMR2	00h
	UART1 Special Mode Register	U1SMR	00h
	UART1 Transmit/Receive Mode Register	U1MR	00h
	UART1 Bit Rate Register	U1BRG	XXh
	UART1 Transmit Buffer Register	U1TB	XXXXh
0002EBh			
	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000b
0002EDh	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010b
	UART1 Receive Buffer Register	U1RB	XXXXh
0002EFh			
X: Undefine			•

X: Undefined

Table 4.14 SFR List (14)

Address	Register	Symbol	Reset Value
0002F0h			
0002F1h			
0002F2h			
0002F3h			
0002F4h			
0002F5h			
0002F6h			
0002F7h			
0002F8h			
0002F9h			
0002FAh			
0002FBh			
0002FCh			
0002FDh			
0002FEh			
0002FFh			
000300h	Count Start Register for Timers B3, B4, and B5	TBSR	000X XXXXb
000301h			
000302h	Timer A1-1 Register	TA11	XXXXh
000303h			
000304h	Timer A2-1 Register	TA21	XXXXh
000305h			
000306h	Timer A4-1 Register	TA41	XXXXh
000307h			
000308h	Three-phase PWM Control Register 0	INVC0	00h
000309h	Three-phase PWM Control Register 1	INVC1	00h
00030Ah	Three-phase Output Buffer Register 0	IDB0	XX11 1111b
	Three-phase Output Buffer Register 1	IDB1	XX11 1111b
	Dead Time Timer	DTT	XXh
00030Dh	Timer B2 Interrupt Generating Frequency Set Counter	ICTB2	XXh
00030Eh			
00030Fh			
000310h	Timer B3 Register	TB3	XXXXh
000311h			
000312h	Timer B4 Register	TB4	XXXXh
000313h			
000314h	Timer B5 Register	TB5	XXXXh
000315h			
000316h			
000317h			
000318h			
000319h			
00031Ah			
00031Bh	Timer B3 Mode Register	TB3MR	00XX 0000b
00031Ch	Timer B4 Mode Register	TB4MR	00XX 0000b
00031Dh	Timer B5 Mode Register	TB5MR	00XX 0000b
00031Eh			
00031Fh			
X: Undefine	d		·

Table 4.15 SFR List (15)

Address	Register	Symbol	Reset Value
000320h		-	
000321h			
000322h			
000323h			
000324h			
000325h			
000326h			
000327h			
000328h			
000329h			
00032Ah			
00032Bh			
00032Ch			
00032Dh			
00032Eh			
00032Fh			
000330h			
000331h			
000332h			
000333h			
	UART2 Special Mode Register 4	U2SMR4	00h
	UART2 Special Mode Register 3	U2SMR3	00h
	UART2 Special Mode Register 2	U2SMR2	00h
	UART2 Special Mode Register	U2SMR	00h
	UART2 Transmit/Receive Mode Register	U2MR	00h
	UART2 Bit Rate Register	U2BRG	XXh
00033Ah	UART2 Transmit Buffer Register	U2TB	XXXXh
00033Bh			
	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010b
	UART2 Receive Buffer Register	U2RB	XXXXh
00033Fh			
000340h	Count Start Register	TABSR	0000 0000b
	Clock Prescaler Reset Register	CPSRF	0XXX XXXXb
	One-shot Start Register	ONSF	0000 0000b
000343h	Trigger Select Register	TRGSR	0000 0000b
	Increment/Decrement Select Register	UDF	0000 0000b
000345h			
	Timer A0 Register	TA0	XXXXh
000347h			
	Timer A1 Register	TA1	XXXXh
000349h			
	Timer A2 Register	TA2	XXXXh
00034Bh			
	Timer A3 Register	TA3	XXXXh
00034Dh			
	Timer A4 Register	TA4	XXXXh
00034Fh			
X: Undefine	4	•	• '

Table 4.16 SFR List (16)

Address	Register	Symbol	Reset Value
	Timer B0 Register	TB0	XXXXh
000351h			
	Timer B1 Register	TB1	XXXXh
000353h	1		
	Timer B2 Register	TB2	XXXXh
000355h	1		
000356h	Timer A0 Mode Register	TA0MR	0000 0000b
	Timer A1 Mode Register	TA1MR	0000 0000b
000358h	Timer A2 Mode Register	TA2MR	0000 0000b
	Timer A3 Mode Register	TA3MR	0000 0000b
	Timer A4 Mode Register	TA4MR	0000 0000b
	Timer B0 Mode Register	TB0MR	00XX 0000b
	Timer B1 Mode Register	TB1MR	00XX 0000b
	Timer B2 Mode Register	TB2MR	00XX 0000b
	Timer B2 Special Mode Register	TB2SC	XXXX XXX0b
	Count Source Prescaler Register	TCSPR	0000 0000b
000360h			
000361h			
000362h		<u> </u>	
000363h			
	UART0 Special Mode Register 4	U0SMR4	00h
	UART0 Special Mode Register 3	U0SMR3	00h
	UART0 Special Mode Register 2	U0SMR2	00h
	UART0 Special Mode Register	U0SMR	00h
	UART0 Transmit/Receive Mode Register	U0MR	00h
	UARTO Bit Rate Register	U0BRG	XXh
	UART0 Transmit Buffer Register	U0TB	XXXXh
00036Bh	_	0015	700041
	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000b
	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010b
	UART0 Receive Buffer Register	U0RB	XXXXh
00036Fh	•	00112	700041
000370h			
000371h			
000372h			
000373h			
000374h			
000375h			
000376h			
000377h			
000378h			
000379h		+	
000373h			
00037Rh		+	
	CRC Data Register	CRCD	XXXXh
00037CH		OROD	
	CRC Input Register	CRCIN	XXh
00037En	, · · · · · · · · · · · · · · · · · · ·	CINOIN	AAII
Y: Undefine			

X: Undefined

Table 4.17 SFR List (17)

Address	Register	Symbol	Reset Value
	A/D0 Register 0	AD00	00XXh
000381h			
	A/D0 Register 1	AD01	00XXh
000383h			
	A/D0 Register 2	AD02	00XXh
000385h			
000386h	A/D0 Register 3	AD03	00XXh
000387h			
000388h	A/D0 Register 4	AD04	00XXh
000389h			
00038Ah	A/D0 Register 5	AD05	00XXh
00038Bh			
	A/D0 Register 6	AD06	00XXh
00038Dh			
	A/D0 Register 7	AD07	00XXh
00038Fh			
000390h			
000391h			
	A/D0 Control Register 4	AD0CON4	XXXX 00XXb
	A/D0 Control Register 5	AD0CON5	00h
	A/D0 Control Register 2	AD0CON2	X00X X000b
	A/D0 Control Register 3	AD0CON3	XXXX X000b
000396h	A/D0 Control Register 0	AD0CON0	00h
	A/D0 Control Register 1	AD0CON1	00h
	D/A Register 0	DA0	XXh
000399h			
	D/A Register 1	DA1	XXh
00039Bh			
	D/A Control Register	DACON	XXXX XX00b
00039Dh			
00039Eh			
00039Fh			
0003A0h			
0003A1h			
0003A2h			
0003A3h			
0003A4h			
0003A5h			
0003A6h			
0003A7h			
0003A8h			
0003A9h 0003AAh			
0003ABh			
0003ACh			
0003ADh 0003AEh			
0003AFh			

X: Undefined

Table 4.18 SFR List (18)

Address	Register	Symbol	Reset Value
0003B0h			
0003B1h			
0003B2h			
0003B3h			
0003B4h			
0003B5h			
0003B6h			
0003B7h			
0003B8h			
0003B9h			
0003BAh			
0003BBh			
0003BCh			
0003BDh			
0003BEh			
0003BFh			
0003C0h	Port P0 Register	P0	XXh
	Port P1 Register	P1	XXh
	Port P0 Direction Register	PD0	0000 0000b
	Port P1 Direction Register	PD1	0000 0000b
0003C4h	Port P2 Register	P2	XXh
0003C5h	Port P3 Register	P3	XXh
0003C6h	Port P2 Direction Register	PD2	0000 0000b
	Port P3 Direction Register	PD3	0000 0000b
0003C8h	Port P4 Register	P4	XXh
	Port P5 Register	P5	XXh
	Port P4 Direction Register	PD4	0000 0000b
0003CBh	Port P5 Direction Register	PD5	0000 0000b
0003CCh	Port P6 Register	P6	XXh
0003CDh	Port P7 Register	P7	XXh
	Port P6 Direction Register	PD6	0000 0000b
0003CFh	Port P7 Direction Register	PD7	0000 0000b
0003D0h	Port P8 Register	P8	XXh
0003D1h	Port P9 Register	P9	XXh
0003D2h	Port P8 Direction Register	PD8	00X0 0000b
	Port P9 Direction Register	PD9	0000 0000b
	Port P10 Register	P10	XXh
	Port P11 Register	P11	XXh
	Port P10 Direction Register	PD10	0000 0000b
	Port P11 Direction Register	PD11	XXX0 0000b
	Port P12 Register	P12	XXh
	Port P13 Register	P13	XXh
	Port P12 Direction Register	PD12	0000 0000b
	Port P13 Direction Register	PD13	0000 0000b
	Port P14 Register	P14	XXh
	Port P15 Register	P15	XXh
	Port P14 Direction Register	PD14	X000 0X0Xb
	Port P15 Direction Register	PD15	0000 0000b
X: Undefine	•	1, 2,19	3000 00000

Table 4.19 SFR List (19)

Address	Register	Symbol	Reset Value
0003E0h			
0003E1h			
0003E2h			
0003E3h			
0003E4h			
0003E5h			
0003E6h			
0003E7h			
0003E8h			
0003E9h			
0003EAh			
0003EBh			
0003ECh			
0003EDh			
0003EEh			
0003EFh			
	Pull-up Control Register 0	PUR0	0000 0000b
	Pull-up Control Register 1	PUR1	XXXX 0000b
	Pull-up Control Register 2	PUR2	0000 0000b
	Pull-up Control Register 3	PUR3	0000 0000b
	Pull-up Control Register 4	PUR4	XXXX 0000b
0003F5h			
0003F6h			
0003F7h			
0003F8h			
0003F9h			
0003FAh			
0003FBh			
0003FCh			
0003FDh			
0003FEh			
0003FFh	Port Control Register	PCR	XXXX XXX0b

Table 4.20 SFR List (20)

Address	Register	Symbol	Reset Value
	Flash Memory Control Register 0	FMR0	0X01 XX00b
	Flash Memory Status Register 0	FMSR0	1000 0000b
040002h	, ,		
040003h			
040004h			
040005h			
040006h			
040007h			
040008h	Flash Register Protection Unlock Register 0	FPR0	00h
040009h	Flash Memory Control Register 1	FMR1	0000 0010b
04000Ah	Block Protect Bit Monitor Register 0	FBPM0	??X? ????b ⁽¹⁾
04000Bh	Block Protect Bit Monitor Register 1	FBPM1	XXX? ????b (1)
04000Ch			
04000Dh			
04000Eh			
04000Fh			
040010h			
	Block Protect Bit Monitor Register 2	FBPM2	???? ????b ⁽¹⁾
040012h			
040013h			
040014h			
040015h			
040016h			
040017h			
040018h			
040019h			
04001Ah			
04001Bh			
04001Ch			
04001Dh			
04001Eh			
04001Fh			
040020h	PLL Control Register 0	PLC0	0000 0001b
	PLL Control Register 1	PLC1	0001 1111b
040022h			
040023h			
	PLL Status Register	PLS	1XXX XX00b
040025h			
040026h			
040027h			
040028h			
040029h			
04002Ah			
04002Bh			
04002Ch			
04002Dh			
04002Eh			
04002Fh			
		•	

Blanks are reserved. No access is allowed.

Note:

1. The reset value reflects the value of the protect bit for each block in the flash memory.

Table 4.21 SFR List (21)

Address	Register	Symbol	Reset Value
040030h to			
04003Fh			
040040h			
040041h			
040042h			
040043h			
	Processor Mode Register 0	PM0	1000 0000b
040045h			
	System Clock Control Register 0	CM0	0000 1000b
	System Clock Control Register 1	CM1	0010 0000b
040048h	Processor Mode Register 3	PM3	00h
040049h			
04004Ah	Protect Register	PRCR	XXXX X000b
04004Bh			
04004Ch	Protect Register 3	PRCR3	0000 0000b
	Oscillator Stop Detection Register	CM2	00h
04004Eh			
04004Fh			
040050h			
040051h			
040052h			
	Processor Mode Register 2	PM2	00h
040054h			
040055h			
040056h			
040057h			
040058h			
040059h			
	Low Speed Mode Clock Control Register	CM3	XXXX XX00b
04005Bh		- Civic	7000070000
04005Ch			
04005Dh			
04005Eh			
04005Fh			
	Voltage Regulator Control Register	VRCR	0000 0000b
040061h		VICOIC	0000 00000
	Low Voltage Detector Control Register	LVDC	0000 XX00b
040062h	1	1200	0000 777000
	Detection Voltage Configuration Register	DVCR	0000 XXXXb
040064h		DVCK	0000 ////
040065h			
040066h			
040067h			
040068n to			
04009311			

Table 4.22 SFR List (22)

Address	Register	Symbol	Reset Value
040094h			
040095h			
040096h			
	Three-phase Output Buffer Control Register	IOBC	0XXX XX0Xb
	Input Function Select Register 0	IFS0	0000 0000b
	Input Function Select Register 1	IFS1	XXX0 X0X0b
04009Ah	Input Function Select Register 2	IFS2	0000 0000b
04009Bh			
04009Ch			
	Input Function Select Register 5	IFS5	XXX0 0000b
	Input Function Select Register 6	IFS6	XXXX 0000b
	Input Function Select Register 7	IFS7	XXXX XXX0b
	Port P0_0 Function Select Register	P0_0S	0XXX X000b
	Port P1_0 Function Select Register	P1_0S	0XXX X000b
	Port P0_1 Function Select Register	P0_1S	0XXX X000b
	Port P1_1 Function Select Register	P1_1S	0XXX X000b
	Port P0_2 Function Select Register	P0_2S	0XXX X000b
0400A5h	Port P1_2 Function Select Register	P1_2S	0XXX X000b
0400A6h	Port P0_3 Function Select Register	P0_3S	0XXX X000b
0400A7h	Port P1_3 Function Select Register	P1_3S	0XXX X000b
0400A8h	Port P0_4 Function Select Register	P0_4S	0XXX X000b
0400A9h	Port P1_4 Function Select Register	P1_4S	0XXX X000b
	Port P0_5 Function Select Register	P0_5S	0XXX X000b
0400ABh	Port P1_5 Function Select Register	P1_5S	0XXX X000b
0400ACh	Port P0_6 Function Select Register	P0_6S	0XXX X000b
0400ADh	Port P1_6 Function Select Register	P1_6S	0XXX X000b
0400AEh	Port P0_7 Function Select Register	P0_7S	0XXX X000b
0400AFh	Port P1_7 Function Select Register	P1_7S	0XXX X000b
0400B0h	Port P2_0 Function Select Register	P2_0S	0XXX X000b
0400B1h	Port P3_0 Function Select Register	P3_0S	XXXX X000b
0400B2h	Port P2_1 Function Select Register	P2_1S	0XXX X000b
	Port P3_1 Function Select Register	P3_1S	XXXX X000b
0400B4h	Port P2_2 Function Select Register	P2_2S	0XXX X000b
0400B5h	Port P3_2 Function Select Register	P3_2S	XXXX X000b
0400B6h	Port P2_3 Function Select Register	P2_3S	0XXX X000b
0400B7h	Port P3_3 Function Select Register	P3_3S	XXXX X000b
0400B8h	Port P2_4 Function Select Register	P2_4S	0XXX X000b
	Port P3_4 Function Select Register	P3_4S	XXXX X000b
	Port P2_5 Function Select Register	P2_5S	0XXX X000b
0400BBh	Port P3_5 Function Select Register	P3_5S	XXXX X000b
0400BCh	Port P2_6 Function Select Register	P2_6S	0XXX X000b
	Port P3_6 Function Select Register	P3_6S	XXXX X000b
	Port P2_7 Function Select Register	P2_7S	0XXX X000b
	Port P3_7 Function Select Register	P3_7S	XXXX X000b

Table 4.23 SFR List (23)

A 1.1	Doi:		D (1) ()
Address	Register	Symbol	Reset Value
	Port P4_0 Function Select Register	P4_0S	XXXX X000b
	Port P5_0 Function Select Register	P5_0S	XXXX X000b
	Port P4_1 Function Select Register	P4_1S	XXXX X000b
	Port P5_1 Function Select Register	P5_1S	XXXX X000b
	Port P4_2 Function Select Register	P4_2S	XXXX X000b
	Port P5_2 Function Select Register	P5_2S	XXXX X000b
	Port P4_3 Function Select Register	P4_3S	XXXX X000b
	Port P5_3 Function Select Register	P5_3S	XXXX X000b
	Port P4_4 Function Select Register	P4_4S	XXXX X000b
	Port P5_4 Function Select Register	P5_4S	XXXX X000b
	Port P4_5 Function Select Register	P4_5S	XXXX X000b
	Port P5_5 Function Select Register	P5_5S	XXXX X000b
	Port P4_6 Function Select Register	P4_6S	XXXX X000b
	Port P5_6 Function Select Register	P5_6S	XXXX X000b
	Port P4_7 Function Select Register	P4_7S	XXXX X000b
0400CFh	Port P5_7 Function Select Register	P5_7S	XXXX X000b
0400D0h	Port P6_0 Function Select Register	P6_0S	XXXX X000b
0400D1h	Port P7_0 Function Select Register	P7_0S	XXXX X000b
0400D2h	Port P6_1 Function Select Register	P6_1S	XXXX X000b
0400D3h	Port P7_1 Function Select Register	P7_1S	XXXX X000b
0400D4h	Port P6_2 Function Select Register	P6_2S	XXXX X000b
0400D5h	Port P7_2 Function Select Register	P7_2S	XXXX X000b
0400D6h	Port P6_3 Function Select Register	P6_3S	XXXX X000b
0400D7h	Port P7_3 Function Select Register	P7_3S	XXXX X000b
0400D8h	Port P6_4 Function Select Register	P6_4S	XXXX X000b
0400D9h	Port P7_4 Function Select Register	P7_4S	XXXX X000b
0400DAh	Port P6_5 Function Select Register	P6_5S	XXXX X000b
0400DBh	Port P7_5 Function Select Register	P7_5S	XXXX X000b
0400DCh	Port P6_6 Function Select Register	P6_6S	XXXX X000b
0400DDh	Port P7_6 Function Select Register	P7_6S	XXXX X000b
0400DEh	Port P6_7 Function Select Register	P6_7S	XXXX X000b
	Port P7_7 Function Select Register	P7 7S	XXXX X000b
	Port P8_0 Function Select Register	P8 0S	XXXX X000b
	Port P9 0 Function Select Register	P9_0S	XXXX X000b
0400E2h	Port P8_1 Function Select Register	P8 1S	XXXX X000b
	Port P9 1 Function Select Register	P9_1S	XXXX X000b
	Port P8_2 Function Select Register	P8_2S	XXXX X000b
	Port P9_2 Function Select Register	P9 2S	XXXX X000b
	Port P8 3 Function Select Register	P8 3S	XXXX X000b
	Port P9_3 Function Select Register	P9_3S	0XXX X000b
	Port P8 4 Function Select Register	P8_4S	XXXX X000b
	Port P9_4 Function Select Register	P9_4S	0XXX X000b
0400EAh	_ *	1 0_10	0700070000
	Port P9_5 Function Select Register	P9 5S	0XXX X000b
	Port P8_6 Function Select Register	P8_6S	XXXX X000b
	Port P9 6 Function Select Register	P9_6S	0XXX X000b
	Port P8_7 Function Select Register	P8 7S	XXXX X000b
	Port P9_7 Function Select Register	P9 7S	XXXX X000b
X: Undefine		F9_/3	XXXX X000D

Table 4.24 SFR List (24)

	Of It Elst (E+)		
Address	Register	Symbol	Reset Value
	Port P10_0 Function Select Register	P10_0S	0XXX X000b
	Port P11_0 Function Select Register	P11_0S	XXXX X000b
	Port P10_1 Function Select Register	P10_1S	0XXX X000b
	Port P11_1 Function Select Register	P11_1S	XXXX X000b
0400F4h	Port P10_2 Function Select Register	P10_2S	0XXX X000b
0400F5h	Port P11_2 Function Select Register	P11_2S	XXXX X000b
0400F6h	Port P10_3 Function Select Register	P10_3S	0XXX X000b
	Port P11_3 Function Select Register	P11_3S	XXXX X000b
0400F8h	Port P10_4 Function Select Register	P10_4S	0XXX X000b
0400F9h	Port P11_4 Function Select Register	P11_4S	XXXX X000b
0400FAh	Port P10_5 Function Select Register	P10_5S	0XXX X000b
0400FBh			
0400FCh	Port P10_6 Function Select Register	P10_6S	0XXX X000b
0400FDh			
0400FEh	Port P10_7 Function Select Register	P10 7S	0XXX X000b
0400FFh			
040100h	Port P12_0 Function Select Register	P12 0S	XXXX X000b
	Port P13_0 Function Select Register	P13 0S	XXXX X000b
	Port P12_1 Function Select Register	P12 1S	XXXX X000b
	Port P13_1 Function Select Register	P13 1S	XXXX X000b
	Port P12_2 Function Select Register	P12 2S	XXXX X000b
	Port P13_2 Function Select Register	P13_2S	XXXX X000b
	Port P12_3 Function Select Register	P12 3S	XXXX X000b
	Port P13_3 Function Select Register	P13 3S	XXXX X000b
	Port P12_4 Function Select Register	P12_4S	XXXX X000b
	Port P13_4 Function Select Register	P13_4S	XXXX X000b
	Port P12_5 Function Select Register	P12_5S	XXXX X000b
	Port P13_5 Function Select Register	P13_5S	XXXX X000b
	Port P12_6 Function Select Register	P12_6S	XXXX X000b
	Port P13_6 Function Select Register	P13_6S	XXXX X000b
	Port P12_7 Function Select Register	P12_7S	XXXX X000b
	Port P13_7 Function Select Register	P13_7S	XXXX X000b
040110h		1 15_15	
	Port P15_0 Function Select Register	P15_0S	0XXX X000b
040112h		1 15_55	
	Port P15_1 Function Select Register	P15_1S	0XXX X000b
040114h		1	
	Port P15_2 Function Select Register	P15 2S	0XXX X000b
	Port P14_3 Function Select Register	P14_3S	XXXX X000b
	Port P15 3 Function Select Register	P15_3S	0XXX X000b
	Port P14_4 Function Select Register	P14_4S	XXXX X000b
	Port P15_4 Function Select Register	P15_4S	0XXX X000b
	Port P14_5 Function Select Register	P14_5S	XXXX X000b
	Port P15_5 Function Select Register	P15_5S	0XXX X000b
	Port P14_6 Function Select Register	P14_6S	XXXX X000b
	Port P15 6 Function Select Register	P15_6S	0XXX X000b
04011Eh		1. 10_00	0,000
	Port P15_7 Function Select Register	P15_7S	0XXX X000b
Y: Undefine		1 10_70	07/7/7 7/000D



Table 4.25 SFR List (25)

040120h to 04403Fh 044040h 044041h			
044040h 044041h			1
044041h			
044042h			
044043h			
044044h			
044045h			
044046h			
044047h			
044048h			
044049h			
04404Ah			
04404Bh			
04404Ch P	rotect Register 4	PRCR4	0000 0000b
04404Dh W	Vatchdog Timer Clock Control Register	WDK	0000 0000b
04404Eh W	Vatchdog Timer Start Register	WDTS	XXXX XXXXb
04404Fh W	Vatchdog Timer Control Register	WDC	000X XXXXb
044050h			
044051h			
044052h			
044053h			
044054h			
044055h			
044056h			
044057h			
044058h			
044059h			
04405Ah			
04405Bh			
04405Ch			
04405Dh			
04405Eh			
	rotect Register 2	PRCR2	0XXX XXXXb

X: Undefined

Table 4.26 SFR List (26)

Address	Register	Symbol	Reset Value
044060h	-		
044061h			
044062h			
044063h			
044064h			
044065h			
044066h			
044067h			
044068h			
044069h			
04406Ah			
04406Bh			
04406Ch			
04406Dh	External Interrupt Request Source Select Register 1	IFSR1	XXXX X000b
04406Eh			
	External Interrupt Request Source Select Register 0	IFSR0	0000 0000b
	DMA0 Request Source Select Register 2	DM0SL2	XX00 0000b
	DMA1 Request Source Select Register 2	DM1SL2	XX00 0000b
	DMA2 Request Source Select Register 2	DM2SL2	XX00 0000b
	DMA3 Request Source Select Register 2	DM3SL2	XX00 0000b
044074h			7.0.00.000
044075h			
044076h			
044077h			
	DMA0 Request Source Select Register	DM0SL	XXX0 0000b
	DMA1 Request Source Select Register	DM1SL	XXX0 0000b
	DMA2 Request Source Select Register	DM2SL	XXX0 0000b
	DMA3 Request Source Select Register	DM3SL	XXX0 0000b
04407Ch	•	DIVIOOL	70000000
	 Wake-up IPL Setting Register 2	RIPL2	XX0X 0000b
04407Eh		IXII LZ	XX0X 0000D
	 Wake-up IPL Setting Register 1	RIPL1	XX0X 0000b
	External Interrupt Input Filter Select Register 0	INTF0	0000 0000b
044080h	, ,	IINTFU	0000 0000
		INITE 1	0000 0000b
	External Interrupt Input Filter Select Register 1	INTF1	0000 0000b
044083h	Eutomal Interrupt Input Filter Calast Desister 2	INITEO	0000 00005
	External Interrupt Input Filter Select Register 2	INTF2	0000 0000b
044085h			
044086h			
044087h		INITOE	0000 0000
	External Interrupt Input Pin Select Register	INTSR	0000 0000b
044089h			
04408Ah			
04408Bh			
04408Ch			
04408Dh			
04408Eh			
04408Fh	1		

X: Undefined

Table 4.27 SFR List (27)

Address	Register	Symbol	Reset Value
044090h to			
044DFFh			
044E00h	LIN0 Channel Window Select/Input Signal Low Detection	L0CW	0000 0000b
	Status Register		
	LIN0 Baud Rate Generator Control Register	L0BRG	0000 0000b
	LIN0 Baud Rate Prescaler 0	L0BRP0	00h
	LIN0 Baud Rate Prescaler 1	L0BRP1	00h
	LIN0 Mode Register 0	L0MD0	0000 0000b
	LIN0 Mode Register 1	L0MD1	00h
	LIN0 Wake-up Setting Register	L0WUP	00h
044E07h			
	LIN0 Break Field Setting Register	L0BRK	0000 0000b
	LIN0 Space Setting Register	LOSPC	0000 0000b
	LIN0 Response Field Setting Register	L0RFC	0000 0000b
	LIN0 ID Buffer Register	LOIDB	00h
	LIN0 Status Control Register	LOSC	0000 0000b
044E0Dh	LIN0 Transmission Control Register	L0TC	0000 0000b
	LIN0 Status Register	LOST	0000 0000b
044E0Fh	LIN0 Error Status Register	L0EST	0000 0000b
044E10h	LIN0 Data 1 Buffer Register	L0DB1	00h
044E11h	LIN0 Data 2 Buffer Register	L0DB2	00h
044E12h	LIN0 Data 3 Buffer Register	L0DB3	00h
044E13h	LIN0 Data 4 Buffer Register	L0DB4	00h
044E14h	LIN0 Data 5 Buffer Register	L0DB5	00h
044E15h	LIN0 Data 6 Buffer Register	L0DB6	00h
044E16h	LIN0 Data 7 Buffer Register	L0DB7	00h
044E17h	LIN0 Data 8 Buffer Register	L0DB8	00h
044E18h			
044E19h			
044E1Ah			
044E1Bh			
044E1Ch			
044E1Dh			
044E1Eh			
044E1Fh			
V. Undefine			

X: Undefined

Table 4.28 SFR List (28)

Address	Register	Symbol	Reset Value
044E20h	LIN1 Channel Window Select/Input Signal Low Detection	L1CW	0000 0000b
	Status Register		
	LIN1 Baud Rate Generator Control Register	L1BRG	0000 0000b
	LIN1 Baud Rate Prescaler 0	L10BRP0	00h
	LIN1 Baud Rate Prescaler 1	L1BRP1	00h
	LIN1 Mode Register 0	L1MD0	0000 0000b
	LIN1 Mode Register 1	L1MD1	00h
	LIN1 Wake-up Setting Register	L1WUP	00h
044E27h			
	LIN1 Break Field Setting Register	L1BRK	0000 0000b
	LIN1 Space Setting Register	L1SPC	0000 0000b
	LIN1 Response Field Setting Register	L1RFC	0000 0000b
	LIN1 ID Buffer Register	L1IDB	00h
	LIN1 Status Control Register	L1SC	0000 0000b
	LIN1 Transmission Control Register	L1TC	0000 0000b
	LIN1 Status Register	L1ST	0000 0000b
	LIN1 Error Status Register	L1EST	0000 0000b
	LIN1 Data 1 Buffer Register	L1DB1	00h
	LIN1 Data 2 Buffer Register	L1DB2	00h
	LIN1 Data 3 Buffer Register	L1DB3	00h
	LIN1 Data 4 Buffer Register	L1DB4	00h
	LIN1 Data 5 Buffer Register	L1DB5	00h
	LIN1 Data 6 Buffer Register	L1DB6	00h
	LIN1 Data 7 Buffer Register	L1DB7	00h
	LIN1 Data 8 Buffer Register	L1DB8	00h
044E38h			
044E39h			
044E3Ah			
044E3Bh			
044E3Ch			
044E3Dh			
044E3Eh			
044E3Fh			
044E40h			
044E41h			
044E42h			
044E43h			
044E44h			
044E45h			
044E46h			
044E47h			
044E48h			
044E49h			
044E4Ah			
044E4Bh			
044E4Ch			
044E4Dh			
044E4Eh			
044E4Fh			
V: Undofino			1

Table 4.29 SFR List (29)

Address	Register	Symbol	Reset Value
044E50h to	_		
044EFFh			
044F00h			
044F01h			
044F02h			
044F03h			
044F04h			
044F05h			
044F06h	SS0 Receive Data Register	SS0RDR	FFh
044F07h	SS0 Receive Data Register (H)	SS0RDR (H)	FFh
044F08h	SS0 Control Register H	SS0CRH	00h
044F09h	SS0 Control Register L	SS0CRL	0111 1101b
044F0Ah	SS0 Mode Register	SS0MR	0001 0000b
	SS0 Enable Register	SS0ER	00h
	SS0 Status Register	SS0SR	00h
	SS0 Mode Register 2	SS0MR2	00h
044F0Eh	SS0 Transmit Data Register	SS0TDR	FFh
044F0Fh	SS0 Transmit Data Register (H)	SS0TDR (H)	FFh
044F10h			
044F11h			
044F12h			
044F13h			
044F14h			
044F15h			
044F16h	SS1 Receive Data Register	SS1RDR	FFh
044F17h	SS1 Receive Data Register (H)	SS1RDR (H)	FFh
044F18h	SS1 Control Register H	SS1CRH	00h
044F19h	SS1 Control Register L	SS1CRL	0111 1101b
044F1Ah	SS1 Mode Register	SS1MR	0001 0000b
044F1Bh	SS1 Enable Register	SS1ER	00h
	SS1 Status Register	SS1SR	00h
	SS1 Mode Register 2	SS1MR2	00h
	SS1 Transmit Data Register	SS1TDR	FFh
	SS1 Transmit Data Register (H)	SS1TDR (H)	FFh
044F20h			
044F21h			
044F22h			
044F23h			
044F24h			
044F25h			
	SS2 Receive Data Register	SS2RDR	FFh
044F27h	SS2 Receive Data Register (H)	SS2RDR (H)	FFh

Table 4.30 SFR List (30)

Address	Register	Symbol	Reset Value
	SS2 Control Register H	SS2CRH	00h
044F29h	SS2 Control Register L	SS2CRL	0111 1101b
044F2Ah	SS2 Mode Register	SS2MR	0001 0000b
044F2Bh	SS2 Enable Register	SS2ER	00h
044F2Ch	SS2 Status Register	SS2SR	00h
044F2Dh	SS2 Mode Register 2	SS2MR2	00h
044F2Eh	SS2 Transmit Data Register	SS2TDR	FFh
044F2Fh	SS2 Transmit Data Register (H)	SS2TDR (H)	FFh
044F30h	-		
044F31h			
044F32h			
044F33h			
044F34h			
044F35h			
044F36h			
044F37h			
044F38h			
044F39h			
044F3Ah			
044F3Bh			
044F3Ch			
044F3Dh			
044F3Eh			
044F3Fh			
044F40h			
044F41h			
044F42h			
044F43h			
044F44h			
044F45h			
044F46h			
044F47h			
044F48h			
044F49h			
044F4Ah			
044F4Bh			
044F4Ch			
044F4Dh			
044F4Eh			
044F4Fh			
X· I Indefine	i i	<u> </u>	!

Table 4.31 SFR List (31)

Address	Register	Symbol	Reset Value
044F50h to			
044FDFh			
044FE0h	E ² dataFlash Address Register	E2FA	XXXX 0000h
044FE1h			
044FE2h			
044FE3h			
044FE4h			
044FE5h			
044FE6h			
044FE7h			
044FE8h	E ² dataFlash Instruction Register	E2FI	XX00h
044FE9h	aatan naan maaraanan nagiota		
044FEAh			
044FEBh			
	E ² dataFlash Data Register	E2FD	XXXXh
044FEDh	- add. Idon Data Regiotei		
044FEEh			
044FEFh			
	E ² dataFlash Mode Register	E2FM	0000 0000b
044FF1h		LZ1 1V1	0000 00000
		E2FC	XXXX XXX0b
	E ² dataFlash Control Register	EZFC	^^^^
044FF3h		50504	1000(100(0)
	E ² dataFlash Status Register 1	E2FS1	XXXX XXX0b
044FF5h			
044FF6h			
044FF7h			
044FF8h			
044FF9h			
044FFAh			
044FFBh			
044FFCh			
044FFDh			
044FFEh			
044FFFh			
045000h			
045001h	E ² dataFlash Status Register 0	E2FS0	XXXX XXXXb
045002h	-		
045003h			
045004h			
045005h			
045006h			
045007h			
045008h to			
045FFFh			
046000h to			
0467FFh			
V: Undofina			

Table 4.32 SFR List (32)

Address	Register	Symbol	Reset Value
046800h to			
0473FFh			
047400h	CAN2 Mailbox 0: Message Identifier	C2MB0	XXXX XXXXh
047401h	-		
047402h			
047403h			
047404h			
047405h	CAN2 Mailbox 0: Data Length		XXh
047406h	CAN2 Mailbox 0: Data Field		XXXX XXXX
047407h			XXXX XXXXh
047408h			
047409h			
04740Ah			
04740Bh			
04740Ch			
04740Dh			
	CAN2 Mailbox 0: Time Stamp		XXXXh
04740Fh			
	CAN2 Mailbox 1: Message Identifier	C2MB1	XXXX XXXXh
047411h			
047412h			
047413h			
047414h			
	CAN2 Mailbox 1: Data Length		XXh
	CAN2 Mailbox 1: Data Field		XXXX XXXX
047417h			XXXX XXXXh
047418h			
047419h			
04741Ah			
04741Bh			
04741Ch			
04741Dh			
	CAN2 Mailbox 1: Time Stamp		XXXXh
04741Fh			700011
	CAN2 Mailbox 2: Message Identifier	C2MB2	XXXX XXXXh
047421h		CLIVIDE	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
047421h			
047423h			
047424h			
	CAN2 Mailbox 2: Data Length		XXh
	CAN2 Mailbox 2: Data Ecrigiti		XXXX XXXX
047427h			XXXX XXXXh
047428h			7000070001
047429h			
047429h			
04742AII 04742Bh			
04742BII 04742Ch			
04742Ch			
	CAN2 Mailbox 2: Time Stamp		XXXXh
04742EII	·		^^^
· Undefine			

Table 4.33 SFR List (33)

Address	Register	Symbol	Reset Value
047430h	CAN2 Mailbox 3: Message Identifier	C2MB3	XXXX XXXXh
047431h			
047432h			
047433h			
047434h			
047435h	CAN2 Mailbox 3: Data Length		XXh
	CAN2 Mailbox 3: Data Field		XXXX XXXX
047437h			XXXX XXXXh
047438h			
047439h			
04743Ah			
04743Bh			
04743Ch			
04743Dh			
	CAN2 Mailbox 3: Time Stamp		XXXXh
04743Fh	l ·		
	CAN2 Mailbox 4: Message Identifier	C2MB4	XXXX XXXXh
047441h			
047442h			
047443h			
047444h			
047445h	CAN2 Mailbox 4: Data Length		XXh
	CAN2 Mailbox 4: Data Field		XXXX XXXX
047447h			XXXX XXXXh
047448h			
047449h			
04744Ah			
04744Bh			
04744Ch			
04/44Dh	II		
04744Dh 04744Eh			XXXXh
	CAN2 Mailbox 4: Time Stamp		XXXXh
04744Eh 04744Fh	CAN2 Mailbox 4: Time Stamp	C2MB5	XXXXh XXXXh
04744Eh 04744Fh	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier	C2MB5	
04744Eh 04744Fh 047450h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier	C2MB5	
04744Eh 04744Fh 047450h 047451h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier	C2MB5	
04744Eh 04744Fh 047450h 047451h 047452h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier	C2MB5	
04744Eh 04744Fh 047450h 047451h 047452h 047453h 047454h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier	C2MB5	
04744Eh 04744Fh 047450h 047451h 047452h 047453h 047454h 047455h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier	C2MB5	XXXX XXXXh
04744Eh 04744Fh 047450h 047451h 047452h 047453h 047454h 047455h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh
04744Eh 04744Fh 047450h 047451h 047452h 047453h 047454h 047455h 047456h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh XXh XXXX XXXX
04744Eh 04744Fh 047450h 047451h 047452h 047453h 047454h 047455h 047456h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh XXh XXXX XXXX
04744Eh 047450h 047451h 047452h 047453h 047453h 047455h 047456h 047457h 047458h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh XXh XXXX XXXX
04744Eh 047445h 047450h 047451h 047452h 047453h 047455h 047456h 047456h 047457h 047459h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh XXh XXXX XXXX
04744Eh 04744Fh 047450h 047451h 047452h 047453h 047454h 047456h 047456h 047458h 047459h	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh XXh XXXX XXXX
04744Eh 04744Fh 047450h 047451h 047452h 047453h 047455h 047456h 047457h 047458h 047459h 04745Bh	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh XXh XXXX XXXX
04744Eh 047450h 047451h 047452h 047453h 047455h 047455h 047456h 047457h 047458h 047459h 04745Ah 04745Ch 04745Dh	CAN2 Mailbox 4: Time Stamp CAN2 Mailbox 5: Message Identifier CAN2 Mailbox 5: Data Length CAN2 Mailbox 5: Data Field	C2MB5	XXXX XXXXh XXh XXXX XXXX

Table 4.34 SFR List (34)

Address	Register	Symbol	Reset Value
047460h	CAN2 Mailbox 6: Message Identifier	C2MB6	XXXX XXXXh
047461h	$\bar{\mathbf{I}}$		
047462h	$ar{1}$		
047463h	$\bar{\mathbf{I}}$		
047464h			
047465h	CAN2 Mailbox 6: Data Length		XXh
	CAN2 Mailbox 6: Data Field		XXXX XXXX
047467h	 		XXXX XXXXh
047468h	 		
047469h	 		
04746Ah			
04746Bh			
04746Ch			
04746Dr			
	CAN2 Mailbox 6: Time Stamp		XXXXh
04746Fh	<u> </u>		
	CAN2 Mailbox 7: Message Identifier	C2MB7	XXXX XXXXh
047471h	<u> </u>	525.	70001700011
047472h			
047473h			
047474h			
	CAN2 Mailbox 7: Data Length		XXh
	CAN2 Mailbox 7: Data Field		XXXX XXXX
047477h			XXXX XXXXh
047478h			
047479h			
04747Ah			
04747Bh			
04747Ch			
04747Dr			
	CAN2 Mailbox 7: Time Stamp		XXXXh
04747E1			7000011
	CAN2 Mailbox 8: Message Identifier	C2MB8	XXXX XXXXh
047481h		OZIVIBO	7000 700011
047481h			
047483h			
047483i 047484h			
	CAN2 Mailbox 8: Data Length		XXh
	CAN2 Mailbox 8: Data Field		XXXX XXXX
0474801 047487h			XXXX XXXXh
0474871 047488h			70000700011
047489h			
047489h			
04748Ar 04748Bh			
04748Br 04748Ch			
04748Dh			VVVVh
	CAN2 Mailbox 8: Time Stamp		XXXXh
04748Fh			

Table 4.35 SFR List (35)

Address	Register	Symbol	Reset Value
047490h	CAN2 Mailbox 9: Message Identifier	C2MB9	XXXX XXXXh
047491h	1		
047492h	1		
047493h	1		
047494h			
047495h	CAN2 Mailbox 9: Data Length		XXh
	CAN2 Mailbox 9: Data Field		XXXX XXXX
047497h			XXXX XXXXh
047498h			
047499h			
04749Ah			
04749Bh			
04749Ch			
04749Dh			
	CAN2 Mailbox 9: Time Stamp		XXXXh
04749Fh	· ·		1
	CAN2 Mailbox 10: Message Identifier	C2MB10	XXXX XXXXh
0474A1h			
0474A2h			
0474A3h			
0474A4h			
	CAN2 Mailbox 10: Data Length		XXh
	CAN2 Mailbox 10: Data Field		XXXX XXXX
0474A7h			XXXX XXXXh
0474A8h			
0474A9h			
0474AAh			
0474ABh			
0474ACh			
0474ADh			
	CAN2 Mailbox 10: Time Stamp		XXXXh
0474AFh	·		700011
	CAN2 Mailbox 11: Message Identifier	C2MB11	XXXX XXXXh
0474B0h	<u>-</u>	CZIVID I I	70000700011
0474B1h			
0474B3h			
0474B4h			
	CAN2 Mailbox 11: Data Length		XXh
	CAN2 Mailbox 11: Data Eerigiii		XXXX XXXX
0474B0H			XXXX XXXXh
0474B711 0474B8h			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0474B6H			
0474B9H			
0474BAN			
0474BBN			
0474BCh			
			XXXXh
	CAN2 Mailbox 11: Time Stamp		^^^\
0474BFh			

Table 4.36 SFR List (36)

Address	Register	Symbol	Reset Value
0474C0h CAN2 Ma	ilbox 12: Message Identifier	C2MB12	XXXX XXXXh
0474C1h	· ·		
0474C2h			
0474C3h			
0474C4h			
	ilbox 12: Data Length		XXh
0474C6h CAN2 Ma			XXXX XXXX
0474C7h			XXXX XXXXh
0474C8h			
0474C9h			
0474CAh			
0474CBh			
0474CCh			
0474CDh			
	illbox 12: Time Stamp		XXXXh
0474CEH CANZ Wa	mbox 12. Time otamp		700011
	ilbox 13: Message Identifier	C2MB13	XXXX XXXXh
0474D0H CANZ Wa	ilibox 15. Wessage Identilier	CZIVIB 13	
0474D111			
0474D3h			
0474D3H			
	illbox 13: Data Length		XXh
0474D5H CAN2 Ma			XXXX XXXX
0474D0H CAN2 Wa	ilibox 13. Data Field		XXXX XXXXh
0474D7H 0474D8h			7000 700011
0474D8h			
0474D9h 0474DAh			
0474DBh			
0474DCh			
0474DDh	'll. 40 Time Of		20004
	ilbox 13: Time Stamp		XXXXh
0474DFh			2000/2000
	ilbox 14: Message Identifier	C2MB14	XXXX XXXXh
0474E1h			
0474E2h			
0474E3h			
0474E4h			200
	ilbox 14: Data Length		XXh
	ilbox 14: Data Field		XXXX XXXX
0474E7h			XXXX XXXXh
0474E8h			
0474E9h			
0474EAh			
0474EBh			
0474ECh			
0474EDh			
	ilbox 14: Time Stamp		XXXXh
0474EFh			1

Table 4.37 SFR List (37)

Address	Register	Symbol	Reset Value
0474F0h	CAN2 Mailbox 15: Message Identifier	C2MB15	XXXX XXXXh
0474F1h	\vec{A}		
0474F2h	\vec{A}		
0474F3h	\vec{A}		
0474F4h			
0474F5h	CAN2 Mailbox 15: Data Length		XXh
0474F6h	CAN2 Mailbox 15: Data Field		XXXX XXXX
0474F7h	. 		XXXX XXXXh
0474F8h	i]		
0474F9h	i]		
0474FAh	. 		
0474FBh	i [†]		
0474FCh	i]		
0474FDh	i [†]		
	CAN2 Mailbox 15: Time Stamp		XXXXh
0474FFh	•		
047500h	CAN2 Mailbox 16: Message Identifier	C2MB16	XXXX XXXXh
047501h	<u> </u>		
047502h	1		
047503h			
047504h			
	CAN2 Mailbox 16: Data Length		XXh
	CAN2 Mailbox 16: Data Field		XXXX XXXX
047507h	1		XXXX XXXXh
047508h			
047509h			
04750Ah			
04750Bh			
04750Ch			
04750Dh			
	CAN2 Mailbox 16: Time Stamp		XXXXh
04750Fh	•		
	CAN2 Mailbox 17: Message Identifier	C2MB17	XXXX XXXXh
047511h			
047512h			
047513h			
047514h			
	CAN2 Mailbox 17: Data Length		XXh
	CAN2 Mailbox 17: Data Field		XXXX XXXX
047517h			XXXX XXXXh
047518h			
047519h			
04751Ah			
04751Ah			
04751Bh			
04751Ch			
	CAN2 Mailbox 17: Time Stamp		XXXXh
04751EII			^^^
C: Undefine			

Table 4.38 SFR List (38)

	Of It List (00)		
Address	Register	Symbol	Reset Value
	CAN2 Mailbox 18: Message Identifier	C2MB18	XXXX XXXXh
047521h			
047522h			
047523h			
047524h			
047525h	CAN2 Mailbox 18: Data Length		XXh
047526h	CAN2 Mailbox 18: Data Field		XXXX XXXX
047527h			XXXX XXXXh
047528h			
047529h			
04752Ah			
04752Bh			
04752Ch			
04752Dh			
	CAN2 Mailbox 18: Time Stamp		XXXXh
04752Fh	<u> </u>		, , , , , , , , , , , , , , , , , , , ,
	CAN2 Mailbox 19: Message Identifier	C2MB19	XXXX XXXXh
047531h		02510	, , , , , , , , , , , , , , , , , , , ,
047532h			
047533h			
047534h			
	CAN2 Mailbox 19: Data Length		XXh
	CAN2 Mailbox 19: Data Eerigin		XXXX XXXX
047537h			XXXX XXXXh
04753711 047538h			70000700001
047539h			
047539h			
04753Bh			
04753Ch			
04753Dh			20004
	CAN2 Mailbox 19: Time Stamp		XXXXh
04753Fh			2000/2000/
	CAN2 Mailbox 20: Message Identifier	C2MB20	XXXX XXXXh
047541h			
047542h			
047543h			
047544h			
	CAN2 Mailbox 20: Data Length		XXh
	CAN2 Mailbox 20: Data Field		XXXX XXXX
047547h			XXXX XXXXh
047548h			
047549h			
04754Ah			
04754Bh			
04754Ch	1		
04754Dh	1		
04754Eh	CAN2 Mailbox 20: Time Stamp		XXXXh
04754Fh	· ·		
Y: Undefine		+	

Table 4.39 SFR List (39)

Address	Register	Symbol	Reset Value
047550h	CAN2 Mailbox 21: Message Identifier	C2MB21	XXXX XXXXh
047551h			
047552h	1		
047553h	1		
047554h			
	CAN2 Mailbox 21: Data Length		XXh
	CAN2 Mailbox 21: Data Field		XXXX XXXX
047557h			XXXX XXXXh
047558h			
047559h			
04755Ah			
04755Bh			
04755Ch			
04755Dh			
	CAN2 Mailbox 21: Time Stamp		XXXXh
04755Eh	<u>.</u>		700011
	CAN2 Mailbox 22: Identifier	C2MB22	XXXX XXXXh
047561h		OZIVIDZZ	
047561h			
047563h			
047564h			
	CAN2 Mailbox 22: Data Length		XXh
	CAN2 Mailbox 22: Data Eerigin		XXXX XXXX
047567h			XXXX XXXXh
047568h			7000 700011
047569h			
047569h			
04756Bh			
04756Ch			
04756Dh			20004
	CAN2 Mailbox 22: Time Stamp		XXXXh
04756Fh		0014000	2000/2000/
	CAN2 Mailbox 23: Message Identifier	C2MB23	XXXX XXXXh
047571h			
047572h			
047573h			
047574h			200
	CAN2 Mailbox 23: Data Length		XXh
	CAN2 Mailbox 23: Data Field		XXXX XXXX
047577h			XXXX XXXXh
047578h			
047579h			
04757Ah			
		i	1
04757Bh			
04757Bh 04757Ch	1		
04757Bh	1		
04757Bh 04757Ch 04757Dh	1		XXXXh

Table 4.40 SFR List (40)

	` '		
Address	Register	Symbol	Reset Value
	CAN2 Mailbox 24: Message Identifier	C2MB24	XXXX XXXXh
047581h			
047582h			
047583h			
047584h			
047585h	CAN2 Mailbox 24: Data Length		XXh
047586h	CAN2 Mailbox 24: Data Field		XXXX XXXX
047587h			XXXX XXXXh
047588h			
047589h			
04758Ah			
04758Bh			
04758Ch			
04758Dh			
	CAN2 Mailbox 24: Time Stamp		XXXXh
04758Fh	· •		
047590h	CAN2 Mailbox 25: Message Identifier	C2MB25	XXXX XXXXh
047591h	<u> </u>	-	
047592h			
047593h			
047594h			
	CAN2 Mailbox 25: Data Length		XXh
	CAN2 Mailbox 25: Data Field		XXXX XXXX
047597h			XXXX XXXXh
047598h			
047599h			
04759Ah			
04759Bh			
04759Ch			
04759Dh			
	CAN2 Mailbox 25: Time Stamp		XXXXh
04759Fh	· •		700041
	CAN2 Mailbox 26: Message Identifier	C2MB26	XXXX XXXXh
0475A1h	_	CLIVIDEO	70000700001
0475A2h			
0475A3h			
0475A4h			
	CAN2 Mailbox 26: Data Length		XXh
	CAN2 Mailbox 26: Data Eerigiii CAN2 Mailbox 26: Data Field		XXXX XXXX
0475A011			XXXX XXXXh
0475A8h			, , , , , , , , , , , , , , , , , , , ,
0475A9h			
0475A911			
0475AAII 0475ABh			
0475ABII 0475ACh			
0475ACh 0475ADh			
			XXXXh
	CAN2 Mailbox 26: Time Stamp		AAAAII
0475AFh			

Table 4.41 SFR List (41)

Address	Register	Symbol	Reset Value
0475B0h	CAN2 Mailbox 27: Message Identifier	C2MB27	XXXX XXXXh
0475B1h	1		
0475B2h			
0475B3h			
0475B4h			
0475B5h	CAN2 Mailbox 27: Data Length		XXh
	CAN2 Mailbox 27: Data Field		XXXX XXXX
0475B7h			XXXX XXXXh
0475B8h			
0475B9h			
0475BAh			
0475BBh			
0475BCh			
0475BDh			
	CAN2 Mailbox 27: Time Stamp		XXXXh
0475BFh	<u>.</u>		
	CAN2 Mailbox 28: Message Identifier	C2MB28	XXXX XXXXh
0475C1h			
0475C2h			
0475C3h			
0475C4h			
	CAN2 Mailbox 28: Data Length		XXh
	CAN2 Mailbox 28: Data Field		XXXX XXXX
0475C7h			XXXX XXXXh
0475C8h			
0475C9h			
0475CAh			
0475CBh			
0475CCh			
0475CDh			
	CAN2 Mailbox 28: Time Stamp		XXXXh
0475CFh	·		700001
	CAN2 Mailbox 29: Message Identifier	C2MB29	XXXX XXXXh
0475D0h		CZIVIDZO	70007700011
0475D1h			
0475D2h			
0475D3h			
	CAN2 Mailbox 29: Data Length		XXh
	CAN2 Mailbox 29: Data Eerigin		XXXX XXXX
0475D0h			XXXX XXXXh
0475D711			700007000011
0475D6h			
0475D9h			
0475DAN			
0475DBh			
0475DCh			
			XXXXh
0475DEn	CAN2 Mailbox 29: Time Stamp		^^^
04/5DFII			

Table 4.42 SFR List (42)

Address Register	Symbol	Reset Value
0475E0h CAN2 Mailbox 30: Message Identifier	C2MB30	XXXX XXXXh
0475E1h		
0475E2h		
0475E3h		
0475E4h		
0475E5h CAN2 Mailbox 30: Data Length		XXh
0475E6h CAN2 Mailbox 30: Data Field		XXXX XXXX
0475E7h		XXXX XXXXh
0475E8h		
0475E9h		
0475EAh		
0475EBh		
0475ECh		
0475EDh		
0475EEh CAN2 Mailbox 30: Time Stamp		XXXXh
0475EFh		1
0475F0h CAN2 Mailbox 31: Message Identifier	C2MB31	XXXX XXXXh
0475F1h	5255.	
0475F2h		
0475F3h		
0475F4h		
0475F5h CAN2 Mailbox 31: Data Length		XXh
0475F6h CAN2 Mailbox 31: Data Field		XXXX XXXX
0475F7h		XXXX XXXXh
0475F8h		
0475F9h		
0475FAh		
0475FBh		
0475FCh		
0475FDh		
0475FEh CAN2 Mailbox 31: Time Stamp		XXXXh
0475FFh		700041
047600h CAN2 Mask Register 0	C2MKR0	XXXX XXXXh
047601h	321/11/11/10	70000700001
047602h		
047603h		
047604h CAN2 Mask Register 1	C2MKR1	XXXX XXXXh
047605h	32	70001700011
047606h		
047607h		
047608h CAN2 Mask Register 2	C2MKR2	XXXX XXXXh
047609h	32	70001700111
04760Ah		
04760Bh		
04760Ch CAN2 Mask Register 3	C2MKR3	XXXX XXXXh
04760Dh	SZIVII (I (O	700000000
04760Eh		
04760EH		
· Undefined		

Table 4.43 SFR List (43)

Address	Register	Symbol	Reset Value
	CAN2 Mask Register 4	C2MKR4	XXXX XXXXh
047610h		JEWIN CT	70000700001
047611h			
047612h			
	CAN2 Mask Register 5	C2MKR5	XXXX XXXXh
047614h		OZIVIITIO	7000700011
047616h			
047617h			
	CAN2 Mask Register 6	C2MKR6	XXXX XXXXh
047619h		OZIVIITIO	7000700011
04761Ah			
04761Ah			
	CAN2 Mask Register 7	C2MKR7	XXXX XXXXh
04761Ch		GZIVIKK/	^^^
04761Dh			
04761EII			
	CAN2 FIFO Received ID Compare Register 0	C2FIDCR0	XXXX XXXXh
0476201 047621h		OZFIDORU	^^^^
0476211 047622h			
047622h			
	CAN2 FIFO Received ID Compare Register 1	C2FIDCR1	XXXX XXXXh
047624h		CZFIDCKI	^^^^
047625h			
047626h			
		C2MKIVLR	XXXX XXXXh
047626h	CAN2 Mask Invalid Register	CZIVIKIVLR	^^^^
047629h			
04762An			
	CAN2 Mailbox Interrupt Enable Register	C2MIER	XXXX XXXXh
04762Ch		CZIVIIER	^^^
04762Dh			
04762EII			
04762FII			
047630h			
047631h			
047632h			
047633h			
047634h			
047635h			
047636h			
0476371 047638h			
047638h			
047639h			
04763An			
04763Bh			
04763Ch			
04763Eh			
04763Fh			
047640h to 04771Fh			
X: Undefine			

Table 4.44 SFR List (44)

	` '	<u> </u>	
Address	Register	Symbol	Reset Value
	CAN2 Message Control Register 0	C2MCTL0	00h
	CAN2 Message Control Register 1	C2MCTL1	00h
	CAN2 Message Control Register 2	C2MCTL2	00h
	CAN2 Message Control Register 3	C2MCTL3	00h
	CAN2 Message Control Register 4	C2MCTL4	00h
	CAN2 Message Control Register 5	C2MCTL5	00h
	CAN2 Message Control Register 6	C2MCTL6	00h
	CAN2 Message Control Register 7	C2MCTL7	00h
047728h	CAN2 Message Control Register 8	C2MCTL8	00h
047729h	CAN2 Message Control Register 9	C2MCTL9	00h
04772Ah	CAN2 Message Control Register 10	C2MCTL10	00h
04772Bh	CAN2 Message Control Register 11	C2MCTL11	00h
04772Ch	CAN2 Message Control Register 12	C2MCTL12	00h
04772Dh	CAN2 Message Control Register 13	C2MCTL13	00h
04772Eh	CAN2 Message Control Register 14	C2MCTL14	00h
04772Fh	CAN2 Message Control Register 15	C2MCTL15	00h
	CAN2 Message Control Register 16	C2MCTL16	00h
047731h	CAN2 Message Control Register 17	C2MCTL17	00h
047732h	CAN2 Message Control Register 18	C2MCTL18	00h
047733h	CAN2 Message Control Register 19	C2MCTL19	00h
047734h	CAN2 Message Control Register 20	C2MCTL20	00h
	CAN2 Message Control Register 21	C2MCTL21	00h
047736h	CAN2 Message Control Register 22	C2MCTL22	00h
047737h	CAN2 Message Control Register 23	C2MCTL23	00h
	CAN2 Message Control Register 24	C2MCTL24	00h
047739h	CAN2 Message Control Register 25	C2MCTL25	00h
04773Ah	CAN2 Message Control Register 26	C2MCTL26	00h
04773Bh	CAN2 Message Control Register 27	C2MCTL27	00h
04773Ch	CAN2 Message Control Register 28	C2MCTL28	00h
	CAN2 Message Control Register 29	C2MCTL29	00h
04773Eh	CAN2 Message Control Register 30	C2MCTL30	00h
04773Fh	CAN2 Message Control Register 31	C2MCTL31	00h

Table 4.45 SFR List (45)

Address	Register	Symbol	Reset Value
047740h	CAN2 Control Register	C2CTLR	0000 0101b
047741h			0000 0000b
047742h	CAN2 Status Register	C2STR	0000 0101b
047743h			0000 0000b
047744h	CAN2 Bit Configuration Register	C2BCR	00 0000h
047745h			
047746h			
047747h	CAN2 Clock Select Register	C2CLKR	000X 0000b
047748h	CAN2 Receive FIFO Control Register	C2RFCR	1000 0000b
047749h	CAN2 Receive FIFO Pointer Control Register	C2RFPCR	XXh
	CAN2 Transmit FIFO Control Register	C2TFCR	1000 0000b
	CAN2 Transmit FIFO Pointer Control Register	C2TFPCR	XXh
	CAN2 Error Interrupt Enable Register	C2EIER	00h
04774Dh	CAN2 Error Interrupt Factor Judge Register	C2EIFR	00h
04774Eh	CAN2 Receive Error Count Register	C2RECR	00h
04774Fh	CAN2 Transmit Error Count Register	C2TECR	00h
047750h	CAN2 Error Code Store Register	C2ECSR	00h
047751h	CAN2 Channel Search Support Register	C2CSSR	XXh
047752h	CAN2 Mailbox Search Status Register	C2MSSR	1000 0000b
047753h	CAN2 Mailbox Search Mode Register	C2MSMR	0000 0000b
047754h	CAN2 Time Stamp Register	C2TSR	0000h
047755h			
047756h	CAN2 Acceptance Filter Support Register	C2AFSR	XXXXh
047757h			
047758h	CAN2 Test Control Register	C2TCR	00h
047759h			
04775Ah			
04775Bh			
04775Ch			
04775Dh			
04775Eh			
04775Fh			
047760h to			
0477FFh			
V· Undofino			•

X: Undefined

Table 4.46 SFR List (46)

Address	Register	Symbol	Reset Value
047800h	CAN1 Mailbox 0: Message Identifier	C1MB0	XXXX XXXXh
047801h	Ç		
047802h			
047803h			
047804h			
047805h	CAN1 Mailbox 0: Data Length		XXh
	CAN1 Mailbox 0: Data Field		XXXX XXXX
047807h			XXXX XXXXh
047808h			
047809h			
04780Ah			
04780Bh			
04780Ch			
04780Dh			
	CAN1 Mailbox 0: Time Stamp		XXXXh
04780Fh	•		
	CAN1 Mailbox 1: Message Identifier	C1MB1	XXXX XXXXh
047811h	ŭ		
047812h			
047813h			
047814h			
047815h	CAN1 Mailbox 1: Data Length		XXh
	CAN1 Mailbox 1: Data Field		XXXX XXXX
047817h			XXXX XXXXh
047818h			
047819h			
04781Ah			
04781Bh			
04781Ch			
04781Dh			
04781Eh	CAN1 Mailbox 1: Time Stamp		XXXXh
04781Fh	·		
047820h	CAN1 Mailbox 2: Message Identifier	C1MB2	XXXX XXXXh
047821h	-		
047822h			
047823h			
047824h			
	CAN1 Mailbox 2: Data Length		XXh
	CAN1 Mailbox 2: Data Field		XXXX XXXX
047827h			XXXX XXXXh
047828h			
047829h			
04782Ah			
04782Bh			
04782Ch			
04782Dh			
	CAN1 Mailbox 2: Time Stamp		XXXXh
04782Fh	•		
Y: Undefined			<u> </u>

Table 4.47 SFR List (47)

Address Register	Symbol	Reset Value
047830h CAN1 Mailbox 3: Message Identifier	C1MB3	XXXX XXXXh
047831h		
047832h		
047833h		
047834h		
047835h CAN1 Mailbox 3: Data Length		XXh
047836h CAN1 Mailbox 3: Data Field		XXXX XXXX
047837h		XXXX XXXXh
047838h		
047839h		
04783Ah		
04783Bh		
04783Ch		
04783Dh		
04783Eh CAN1 Mailbox 3: Time Stamp		XXXXh
04783Fh		1
047840h CAN1 Mailbox 4: Message Identifier	C1MB4	XXXX XXXXh
047841h	7	70000700011
047842h		
047843h		
047844h		
047845h CAN1 Mailbox 4: Data Length		XXh
047846h CAN1 Mailbox 4: Data Field		XXXX XXXX
047847h		XXXX XXXXh
047848h		
047849h		
04784Ah		
04784Bh		
04784Ch		
04784Dh		
04784Eh CAN1 Mailbox 4: Time Stamp		XXXXh
04784Fh		700011
047850h CAN1 Mailbox 5: Message Identifier	C1MB5	XXXX XXXXh
047851h	0 111120	700000000
047852h		
047853h		
047854h		
047855h CAN1 Mailbox 5: Data Length		XXh
047856h CAN1 Mailbox 5: Data Eerigtii		XXXX XXXX
047857h		XXXX XXXXh
047858h		70001700111
047859h		
047659ff 04785Ah		
04785Bh		
04785Ch		
04785Dh		
		XXXXh
04785Eh CAN1 Mailbox 5: Time Stamp		^^^
04785Fh		

Table 4.48 SFR List (48)

Address Register	Symbol	Reset Value
047860h CAN1 Mailbox 6: Message Identifier	C1MB6	XXXX XXXXh
047861h		
047862h		
047863h		
047864h		
047865h CAN1 Mailbox 6: Data Length		XXh
047866h CAN1 Mailbox 6: Data Field		XXXX XXXX
047867h		XXXX XXXXh
047868h		
047869h		
04786Ah		
04786Bh		
04786Ch		
04786Dh		
04786Eh CAN1 Mailbox 6: Time Stamp		XXXXh
04786Fh		
047870h CAN1 Mailbox 7: Message Identifier	C1MB7	XXXX XXXXh
047871h	2	
047872h		
047873h		
047874h		
047875h CAN1 Mailbox 7: Data Length		XXh
047876h CAN1 Mailbox 7: Data Field		XXXX XXXX
047877h		XXXX XXXXh
047878h		
047879h		
04787Ah		
04787Bh		
04787Ch		
04787Dh		
04787Eh CAN1 Mailbox 7: Time Stamp		XXXXh
04787Fh		700041
047880h CAN1 Mailbox 8: Message Identifier	C1MB8	XXXX XXXXh
047881h	- T.M.D.O	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
047882h		
047883h		
047884h		
047885h CAN1 Mailbox 8: Data Length		XXh
047886h CAN1 Mailbox 8: Data Field		XXXX XXXX
047887h		XXXX XXXXh
047888h		
047889h		
04788Ah		
04788Bh		
04788Ch		
04788Dh		
04788Eh CAN1 Mailbox 8: Time Stamp		XXXXh
04788Eh CAN I Mailbox 8: Time Stamp		^^^1
U4788F11 Y: Undefined		

Table 4.49 SFR List (49)

Address	Register	Symbol	Reset Value
047890h	CAN1 Mailbox 9: Message Identifier	C1MB9	XXXX XXXXh
047891h			
047892h	1		
047893h			
047894h			
	CAN1 Mailbox 9: Data Length		XXh
	CAN1 Mailbox 9: Data Field		XXXX XXXX
047897h			XXXX XXXXh
047898h			
047899h			
04789Ah			
04789Bh			
04789Ch			
04789Dh			
	CAN1 Mailbox 9: Time Stamp		XXXXh
04789Fh	•		700011
	CAN1 Mailbox 10: Message Identifier	C1MB10	XXXX XXXXh
0478A1h	<u> </u>	CIMBIO	
0478A2h			
0478A3h			
0478A4h			
	CAN1 Mailbox 10: Data Length		XXh
	CAN1 Mailbox 10: Data Length		XXXX XXXX
0478A7h			XXXX XXXXh
0478A8h			
0478A9h			
0478AAh			
0478ABh			
0478ACh			
0478ADh			20004
	CAN1 Mailbox 10: Time Stamp		XXXXh
0478AFh			2000/2000/
	CAN1 Mailbox 11: Message Identifier	C1MB11	XXXX XXXXh
0478B1h			
0478B2h			
0478B3h			
0478B4h			
	CAN1 Mailbox 11: Data Length		XXh
0/70066	CAN1 Mailbox 11: Data Field		XXXX XXXX
	-1		
0478B7h			XXXX XXXXh
0478B7h 0478B8h			XXXX XXXXII
0478B7h 0478B8h 0478B9h	1		XXXX XXXXII
0478B7h 0478B8h 0478B9h 0478BAh			XXXX XXXXII
0478B7h 0478B8h 0478B9h 0478BAh 0478BBh			XXXX XXXXII
0478B7h 0478B8h 0478B9h 0478BAh 0478BBh 0478BCh			XXXX XXXXII
0478B7h 0478B8h 0478B9h 0478BAh 0478BBh			
0478B7h 0478B8h 0478B9h 0478BAh 0478BBh 0478BCh 0478BDh			XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Table 4.50 SFR List (50)

Address	Register	Symbol	Reset Value
0478C0h	CAN1 Mailbox 12: Message Identifier	C1MB12	XXXX XXXXh
0478C1h			
0478C2h	ī		
0478C3h	ī		
0478C4h	1		
0478C5h	CAN1 Mailbox 12: Data Length		XXh
	CAN1 Mailbox 12: Data Field		XXXX XXXX
0478C7h	1		XXXX XXXXh
0478C8h	1		
0478C9h	1		
0478CAh	1		
0478CBh	1		
0478CCh	1		
0478CDh			
	CAN1 Mailbox 12: Time Stamp		XXXXh
0478CFh	· ·		
	CAN1 Mailbox 13: Message Identifier	C1MB13	XXXX XXXXh
0478D1h			
0478D2h			
0478D3h			
0478D4h			
	CAN1 Mailbox 13: Data Length		XXh
	CAN1 Mailbox 13: Data Field		XXXX XXXX
0478D7h	1		XXXX XXXXh
0478D8h			
0478D9h	1		
0478DAh	1		
0478DBh	1		
0478DCh	1		
0478DDh	1		
	CAN1 Mailbox 13: Time Stamp		XXXXh
0478DFh	· ·		
0478E0h	CAN1 Mailbox 14: Message Identifier	C1MB14	XXXX XXXXh
0478E1h	~		
0478E2h	1		
0478E3h	1		
0-70-01			
0478E4h			
0478E4h	CAN1 Mailbox 14: Data Length		XXh
0478E4h 0478E5h			XXh XXXX XXXX
0478E4h 0478E5h	CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		
0478E4h 0478E5h 0478E6h	CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		XXXX XXXX
0478E4h 0478E5h 0478E6h 0478E7h	n CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		XXXX XXXX
0478E4h 0478E5h 0478E6h 0478E7h 0478E8h	n CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		XXXX XXXX
0478E4h 0478E5h 0478E6h 0478E7h 0478E8h 0478E9h 0478EAh	CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		XXXX XXXX
0478E4h 0478E5h 0478E6h 0478E7h 0478E8h 0478E9h 0478EAh 0478EBh	CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		XXXX XXXX
0478E4h 0478E5h 0478E6h 0478E7h 0478E8h 0478E9h 0478EAh	CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		XXXX XXXX
0478E4h 0478E5h 0478E6h 0478E7h 0478E8h 0478E9h 0478EAh 0478EBh 0478ECh 0478EDh	CAN1 Mailbox 14: Data Length CAN1 Mailbox 14: Data Field		XXXX XXXX

Table 4.51 SFR List (51)

	Of R List (O1)		
Address	Register	Symbol	Reset Value
	CAN1 Mailbox 15: Message Identifier	C1MB15	XXXX XXXXh
0478F1h			
0478F2h			
0478F3h			
0478F4h			
	CAN1 Mailbox 15: Data Length		XXh
0478F6h	CAN1 Mailbox 15: Data Field		XXXX XXXX
0478F7h			XXXX XXXXh
0478F8h			
0478F9h			
0478FAh			
0478FBh			
0478FCh			
0478FDh			
0478FEh	CAN1 Mailbox 15: Time Stamp		XXXXh
0478FFh	<u>.</u>		
047900h	CAN1 Mailbox 16: Message Identifier	C1MB16	XXXX XXXXh
047901h			
047902h			
047903h			
047904h			
	CAN1 Mailbox 16: Data Length		XXh
	CAN1 Mailbox 16: Data Field		XXXX XXXX
047907h			XXXX XXXXh
047908h			
047909h			
04790Ah			
04790Bh			
04790Ch			
04790Dh			
	CAN1 Mailbox 16: Time Stamp		XXXXh
04790Fh	•		700011
	CAN1 Mailbox 17: Message Identifier	C1MB17	XXXX XXXXh
047910h		O TWID IT	7000700011
047911h			
047912h			
047913h			
	CAN1 Mailbox 17: Data Length		XXh
	CAN1 Mailbox 17: Data Length CAN1 Mailbox 17: Data Field		XXXX XXXX
047916h			XXXX XXXXh
04791711 047918h			7000700011
047918h 047919h			
04791Ah			
04791Bh			
04791Ch			
04791Dh			20004
04791Eh 04791Fh	CAN1 Mailbox 17: Time Stamp		XXXXh
	1		•

Table 4.52 SFR List (52)

Address	Register	Symbol	Reset Value
047920h	CAN1 Mailbox 18: Message Identifier	C1MB18	XXXX XXXXh
047921h			
047922h	<u>1</u>		
047923h	- 1		
047924h	1		
047925h	CAN1 Mailbox 18: Data Length		XXh
	CAN1 Mailbox 18: Data Field		XXXX XXXX
047927h	<u>1</u>		XXXX XXXXh
047928h	<u>1</u>		
047929h	<u>1</u>		
04792Ah	1		
04792Bh	- 1		
04792Ch	- 1		
04792Dh	- 1		
	CAN1 Mailbox18: Time Stamp		XXXXh
04792Fh	<u> </u>		
	CAN1 Mailbox 19: Message Identifier	C1MB19	XXXX XXXXh
047931h			
047932h			
047933h			
047934h			
047935h	CAN1 Mailbox 19: Data Length		XXh
	CAN1 Mailbox 19: Data Field		XXXX XXXX
047937h	- 		XXXX XXXXh
047938h			
047939h	- 1		
04793Ah	- 1		
04793Bh	- 1		
04793Ch	- 1		
04793Dh	- 1		
	CAN1 Mailbox 19: Time Stamp		XXXXh
04793Fh	•		
	CAN1 Mailbox 20: Message Identifier	C1MB20	XXXX XXXXh
047941h	_		
047942h			
047943h	۱		
047943h 047944h			
047944h			XXh
047944h 047945h	1		XXh XXXX XXXX
047944h 047945h	n CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		
047944h 047945h 047946h	CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		XXXX XXXX
047944h 047945h 047946h 047947h	CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		XXXX XXXX
047944h 047945h 047946h 047947h 047948h	CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		XXXX XXXX
047944h 047945h 047946h 047947h 047948h 047949h	CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		XXXX XXXX
047944h 047945h 047946h 047947h 047948h 047949h 04794Ah	CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		XXXX XXXX
047944h 047945h 047946h 047947h 047948h 047949h 04794Ah 04794Bh	CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		XXXX XXXX
047944h 047945h 047946h 047947h 047949h 04794Ah 04794Bh 04794Ch 04794Dh	CAN1 Mailbox 20: Data Length CAN1 Mailbox 20: Data Field		XXXX XXXX

Table 4.53 SFR List (53)

h
h
h
h
h
h
•

Table 4.54 SFR List (54)

Address	Register	Symbol	Reset Value
047980h	CAN1 Mailbox 24: Message Identifier	C1MB24	XXXX XXXXh
047981h	1		
047982h	1		
047983h	1		
047984h			
047985h	CAN1 Mailbox 24: Data Length		XXh
	CAN1 Mailbox 24: Data Field		XXXX XXXX
047987h	1		XXXX XXXXh
047988h	1		
047989h	1		
04798Ah	1		
04798Bh			
04798Ch			
04798Dh			
	CAN1 Mailbox 24: Time Stamp		XXXXh
04798Fh	<u>-</u>		
	CAN1 Mailbox 25: Message Identifier	C1MB25	XXXX XXXXh
047991h		322	, , , , , , , , , , , , , , , , , , , ,
047992h			
047993h			
047994h			
	CAN1 Mailbox 25: Data Length		XXh
	CAN1 Mailbox 25: Data Field		XXXX XXXX
047997h			XXXX XXXXh
047998h			
047999h			
04799Ah			
04799Bh			
04799Ch			
04799Dh			
	CAN1 Mailbox 25: Time Stamp		XXXXh
04799E1	· ·		XXXXII
	CAN1 Mailbox 26: Message Identifier	C1MB26	XXXX XXXXh
0479A01		C TMB20	
0479A11			
0479A2h			
0479A3h			
	CAN1 Mailbox 26: Data Length		XXh
	CAN1 Mailbox 26: Data Field		XXXX XXXX
0479A61 0479A7h			XXXX XXXXh
0479A71			
0479A8h			
0479AAh			
0479ABh			
0479ACh			
0479ADh			V/V/V/I-
	CAN1 Mailbox 26: Time Stamp		XXXXh
0479AFh			

Table 4.55 SFR List (55)

Address Register	Symbol	Reset Value
0479B0h CAN1 Mailbox 27: Message Identifier	C1MB27	XXXX XXXXh
0479B1h		
0479B2h		
0479B3h		
0479B4h		
0479B5h CAN1 Mailbox 27: Data Length		XXh
0479B6h CAN1 Mailbox 27: Data Field		XXXX XXXX
0479B7h		XXXX XXXXh
0479B8h		
0479B9h		
0479BAh		
0479BBh		
0479BCh		
0479BDh		
0479BEh CAN1 Mailbox 27: Time Stamp		XXXXh
0479BFh		
0479C0h CAN1 Mailbox 28: Message Identifier	C1MB28	XXXX XXXXh
0479C1h		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0479C2h		
0479C3h		
0479C4h		
0479C5h CAN1 Mailbox 28: Data Length		XXh
0479C6h CAN1 Mailbox 28: Data Field		XXXX XXXX
0479C7h		XXXX XXXXh
0479C8h		70000000
0479C9h		
0479CAh		
0479CBh		
0479CCh		
0479CDh		
0479CEh CAN1 Mailbox 28: Time Stamp		XXXXh
0479CFh		XXXII
0479D0h CAN1 Mailbox 29: Message Identifier	C1MB29	XXXX XXXXh
0479D1h	Clividza	^^^^ ^^^
0479D2h		
0479D3h		
0479D3h 0479D4h		
0479D4h CAN1 Mailbox 29: Data Length		XXh
0479D6h CAN1 Mailbox 29: Data Length		XXXX XXXX
0479D7h CAN'I Malibox 29: Data Fleid 0479D7h		XXXX XXXX XXXX XXXXh
		^^^
0479D8h 0479D9h		
0479DAh		
0479DBh		
0479DCh		
0479DDh		2000
0479DEh CAN1 Mailbox 29: Time Stamp		XXXXh
0479DFh		

Table 4.56 SFR List (56)

Address Register	Symbol	Reset Value
0479E0h CAN1 Mailbox 30: Message Identifier	C1MB30	XXXX XXXXh
0479E1h		
0479E2h		
0479E3h		
0479E4h		
0479E5h CAN1 Mailbox 30: Data Length		XXh
0479E6h CAN1 Mailbox 30: Data Field		XXXX XXXX
0479E7h		XXXX XXXXh
0479E8h		
0479E9h		
0479EAh		
0479EBh		
0479ECh		
0479EDh		
0479EEh CAN1 Mailbox 30: Time Stamp		XXXXh
0479EFh		
0479F0h CAN1 Mailbox 31: Message Identifier	C1MB31	XXXX XXXXh
0479F1h	23 .	
0479F2h		
0479F3h		
0479F4h		
0479F5h CAN1 Mailbox 31: Data Length		XXh
0479F6h CAN1 Mailbox 31: Data Field		XXXX XXXX
0479F7h		XXXX XXXXh
0479F8h		
0479F9h		
0479FAh		
0479FBh		
0479FCh		
0479FDh		
0479FEh CAN1 Mailbox 31: Time Stamp		XXXXh
0479FFh		700041
047A00h CAN1 Mask Register 0	C1MKR0	XXXX XXXXh
047A01h	3 1111111111	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
047A02h		
047A03h		
047A04h CAN1 Mask Register 1	C1MKR1	XXXX XXXXh
047A05h		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
047A06h		
047A07h		
047A08h CAN1 Mask Register 2	C1MKR2	XXXX XXXXh
047A09h	O HWINT C	700070000
047A0Ah		
047A0Bh		
047A0Ch CAN1 Mask Register 3	C1MKR3	XXXX XXXXh
047A0CH CANT Wask Register 3	O IMINIO	
047A0Eh		
047A0Fh		
(Undefined		

Table 4.57 SFR List (57)

Address	Register	Symbol	Reset Value
		C1MKR4	
047A10h	CAN1 Mask Register 4	C IIVIKK4	XXXX XXXXh
047A12h			
047A13h		OANIKDE	2000/2000/
1	CAN1 Mask Register 5	C1MKR5	XXXX XXXXh
047A15h			
047A16h			
047A17h		0.414/7.0	20000000
	CAN1 Mask Register 6	C1MKR6	XXXX XXXXh
047A19h			
047A1Ah			
047A1Bh			
1	CAN1 Mask Register 7	C1MKR7	XXXX XXXXh
047A1Dh			
047A1Eh			
047A1Fh			
	CAN1 FIFO Received ID Compare Register 0	C1FIDCR0	XXXX XXXXh
047A21h			
047A22h			
047A23h			
	CAN1 FIFO Received ID Compare Register 1	C1FIDCR1	XXXX XXXXh
047A25h			
047A26h			
047A27h			
	CAN1 Mask Invalid Register	C1MKIVLR	XXXX XXXXh
047A29h			
047A2Ah			
047A2Bh			
	CAN1 Mailbox Interrupt Enable Register	C1MIER	XXXX XXXXh
047A2Dh			
047A2Eh			
047A2Fh			
047A30h			
047A31h			
047A32h			
047A33h			
047A34h			
047A35h			
047A36h			
047A37h			
047A38h			
047A39h			
047A3Ah			
047A3Bh			
047A3Ch			
047A3Dh			
047A3Eh			
047A3Fh			
047A40h to			
047B1Fh			
X: Undefine		•	•

Table 4.58 SFR List (58)

Address	Register	Symbol	Reset Value
047B20h	CAN1 Message Control Register 0	C1MCTL0	00h
	CAN1 Message Control Register 1	C1MCTL1	00h
047B22h	CAN1 Message Control Register 2	C1MCTL2	00h
047B23h	CAN1 Message Control Register 3	C1MCTL3	00h
047B24h	CAN1 Message Control Register 4	C1MCTL4	00h
047B25h	CAN1 Message Control Register 5	C1MCTL5	00h
047B26h	CAN1 Message Control Register 6	C1MCTL6	00h
047B27h	CAN1 Message Control Register 7	C1MCTL7	00h
047B28h	CAN1 Message Control Register 8	C1MCTL8	00h
047B29h	CAN1 Message Control Register 9	C1MCTL9	00h
047B2Ah	CAN1 Message Control Register 10	C1MCTL10	00h
047B2Bh	CAN1 Message Control Register 11	C1MCTL11	00h
047B2Ch	CAN1 Message Control Register 12	C1MCTL12	00h
047B2Dh	CAN1 Message Control Register 13	C1MCTL13	00h
047B2Eh	CAN1 Message Control Register 14	C1MCTL14	00h
047B2Fh	CAN1 Message Control Register 15	C1MCTL15	00h
047B30h	CAN1 Message Control Register 16	C1MCTL16	00h
047B31h	CAN1 Message Control Register 17	C1MCTL17	00h
047B32h	CAN1 Message Control Register 18	C1MCTL18	00h
047B33h	CAN1 Message Control Register 19	C1MCTL19	00h
047B34h	CAN1 Message Control Register 20	C1MCTL20	00h
	CAN1 Message Control Register 21	C1MCTL21	00h
047B36h	CAN1 Message Control Register 22	C1MCTL22	00h
047B37h	CAN1 Message Control Register 23	C1MCTL23	00h
	CAN1 Message Control Register 24	C1MCTL24	00h
047B39h	CAN1 Message Control Register 25	C1MCTL25	00h
	CAN1 Message Control Register 26	C1MCTL26	00h
	CAN1 Message Control Register 27	C1MCTL27	00h
	CAN1 Message Control Register 28	C1MCTL28	00h
	CAN1 Message Control Register 29	C1MCTL29	00h
	CAN1 Message Control Register 30	C1MCTL30	00h
047B3Fh	CAN1 Message Control Register 31	C1MCTL31	00h

Table 4.59 SFR List (59)

Address	Register	Symbol	Reset Value
047B40h	CAN1 Control Register	C1CTLR	0000 0101b
047B41h			0000 0000b
047B42h	CAN1 Status Register	C1STR	0000 0101b
047B43h			0000 0000b
047B44h	CAN1 Bit Configuration Register	C1BCR	00 0000h
047B45h			
047B46h			
047B47h	CAN1 Clock Select Register	C1CLKR	000X 0000b
	CAN1 Receive FIFO Control Register	C1RFCR	1000 0000b
047B49h	CAN1 Receive FIFO Pointer Control Register	C1RFPCR	XXh
	CAN1 Transmit FIFO Control Register	C1TFCR	1000 0000b
	CAN1 Transmit FIFO Pointer Control Register	C1TFPCR	XXh
	CAN1 Error Interrupt Enable Register	C1EIER	00h
047B4Dh	CAN1 Error Interrupt Factor Judge Register	C1EIFR	00h
047B4Eh	CAN1 Receive Error Count Register	C1RECR	00h
047B4Fh	CAN1 Transmit Error Count Register	C1TECR	00h
	CAN1 Error Code Store Register	C1ECSR	00h
047B51h	CAN1 Channel Search Support Register	C1CSSR	XXh
	CAN1 Mailbox Search Status Register	C1MSSR	1000 0000b
047B53h	CAN1 Mailbox Search Mode Register	C1MSMR	0000 0000b
047B54h	CAN1 Time Stamp Register	C1TSR	0000h
047B55h			
047B56h	CAN1 Acceptance Filter Support Register	C1AFSR	XXXXh
047B57h			
047B58h	CAN1 Test Control Register	C1TCR	00h
047B59h			
047B5Ah			
047B5Bh			
047B5Ch			
047B5Dh			
047B5Eh			
047B5Fh			
047B60h to			
047BFFh			
V. Undofino	4		

X: Undefined

Table 4.60 SFR List (60)

	OTT LIST (OU)	· · · · · · · · · · · · · · · · · · ·	
Address	Register	Symbol	Reset Value
	CAN0 Mailbox 0: Message Identifier	C0MB0	XXXX XXXXh
047C01h			
047C02h			
047C03h			
047C04h			
047C05h	CAN0 Mailbox 0: Data Length		XXh
047C06h	CAN0 Mailbox 0: Data Field		XXXX XXXX
047C07h			XXXX XXXXh
047C08h			
047C09h			
047C0Ah			
047C0Bh			
047C0Ch			
047C0Dh			
	CAN0 Mailbox 0: Time Stamp		XXXXh
047C0En	<u> </u>		700001
	CAN0 Mailbox 1: Message Identifier	C0MB1	XXXX XXXXh
047C10H		COMBI	
047C11h			
047C12h			
047C13h			
			VVh
	CAN0 Mailbox 1: Data Length CAN0 Mailbox 1: Data Field		XXh
			XXXX XXXX XXXX XXXXh
047C17h			****
047C18h			
047C19h			
047C1Ah			
047C1Bh			
047C1Ch			
047C1Dh			
	CAN0 Mailbox 1: Time Stamp		XXXXh
047C1Fh			
	CAN0 Mailbox 2: Message Identifier	C0MB2	XXXX XXXXh
047C21h			
047C22h			
047C23h			
047C24h			
047C25h	CAN0 Mailbox 2: Data Length		XXh
047C26h	CAN0 Mailbox 2: Data Field		XXXX XXXX
047C27h	1		XXXX XXXXh
047C28h	1		
047C29h	1		
047C2Ah			
047C2Bh			
047C2Ch			
047C2Dh			
	CAN0 Mailbox 2: Time Stamp		XXXXh
047C2Fh			700011
Y: Undefine			

Table 4.61 SFR List (61)

Address Register	Symbol	Reset Value
047C30h CAN0 Mailbox 3: Message Identifier	C0MB3	XXXX XXXXh
047C31h		
047C32h		
047C33h		
047C34h		
047C35h CAN0 Mailbox 3: Data Length		XXh
047C36h CAN0 Mailbox 3: Data Field		XXXX XXXX
047C37h		XXXX XXXXh
047C38h		
047C39h		
047C3Ah		
047C3Bh		
047C3Ch		
047C3Dh		
047C3Eh CAN0 Mailbox 3: Time Stamp		XXXXh
047C3Fh		700011
047C40h CAN0 Mailbox 4: Message Identifier	C0MB4	XXXX XXXXh
047C41h	COMP	
047C44H		
047C43h		
047C44h		
047C44ff 047C45h CAN0 Mailbox 4: Data Length		XXh
047C46h CAN0 Mailbox 4: Data Field		XXXX XXXX
047C47h		XXXX XXXXh
047C47III 047C48h		7000 700011
047C49h		
047C49ff 047C4Ah		
047C4Bh		
047C4Ch		
047C4Dh		VVVVh
047C4Eh CAN0 Mailbox 4: Time Stamp		XXXXh
047C4Fh	COMPE	WWW WWW
047C50h CAN0 Mailbox 5: Message Identifier	C0MB5	XXXX XXXXh
047C51h		
047C52h		
047C53h		
047C55h CANO Mailhay 5: Data Langth		VVL
047C55h CAN0 Mailbox 5: Data Length		XXh
047C56h CAN0 Mailbox 5: Data Field		XXXX XXXX XXXX XXXXh
047C57h		^^^^
047C58h		
047C59h		
047C5Ah		
047C5Bh		
047C5Ch		
047C5Dh		
047C5Eh CAN0 Mailbox 5: Time Stamp		XXXXh
047C5Fh		

Table 4.62 SFR List (62)

Address	Register	Symbol	Reset Value
	CAN0 Mailbox 6: Message Identifier	C0MB6	XXXX XXXXh
047C61h			
047C62h			
047C63h			
047C64h			
047C65h	CAN0 Mailbox 6: Data Length		XXh
047C66h	CAN0 Mailbox 6: Data Field		XXXX XXXX
047C67h			XXXX XXXXh
047C68h			
047C69h			
047C6Ah			
047C6Bh			
047C6Ch			
047C6Dh			
	CAN0 Mailbox 6: Time Stamp		XXXXh
047C6Fh	<u> </u>		
	CAN0 Mailbox 7: Message Identifier	C0MB7	XXXX XXXXh
047C71h	<u> </u>		
047C72h			
047C73h			
047C74h			
047C75h	CAN0 Mailbox 7: Data Length		XXh
	CAN0 Mailbox 7: Data Field		XXXX XXXX
047C77h			XXXX XXXXh
047C78h			
047C79h			
047C7Ah			
047C7Bh			
047C7Ch			
047C7Dh			
	CAN0 Mailbox 7: Time Stamp		XXXXh
047C7Fh			
	CAN0 Mailbox 8: Message Identifier	C0MB8	XXXX XXXXh
047C81h			
047C82h			
047C83h			
047C84h			
	CAN0 Mailbox 8: Data Length		XXh
	CAN0 Mailbox 8: Data Field		XXXX XXXX
047C87h			XXXX XXXXh
047C88h			
047C89h			
047C8Ah			
047C8Bh			
047 C6Bh			
047C8Dh			
	CAN0 Mailbox 8: Time Stamp		XXXXh
047C8Eh	· ·		700001
: Undefine			<u> </u>

Table 4.63 SFR List (63)

Address	Register	Symbol	Reset Value
047C90h CA	N0 Mailbox 9: Message Identifier	C0MB9	XXXX XXXXh
047C91h	-		
047C92h			
047C93h			
047C94h			
	N0 Mailbox 9: Data Length		XXh
	N0 Mailbox 9: Data Field		XXXX XXXX
047C97h			XXXX XXXXh
047C98h			
047C99h			
047C9Ah			
047C9Bh			
047C9Ch			
047C9Dh			
	N0 Mailbox 9: Time Stamp		XXXXh
047C9Fh			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	N0 Mailbox 10: Message Identifier	C0MB10	XXXX XXXXh
047CA1h	To mandor to moddago identino	COMBIO	7000700011
047CA111			
047CA3h			
047CA4h			
	N0 Mailbox 10: Data Length		XXh
	No Mailbox 10: Data Field		XXXX XXXX
047CA7h	NO Malibox 10. Data Field		XXXX XXXXh
047CA711			70000700011
047CA9h			
047CA9H			
047CABh			
047CACh			
047CACH			
	N0 Mailbox 10: Time Stamp		XXXXh
	No Malibox 10. Time Stamp		^^^
047CAFh	N0 Mailbox 11: Message Identifier	COMPA	VVVV VVVVL
	no manbox 11. message identiner	C0MB11	XXXX XXXXh
047CB1h			
047CB2h			
047CB3h			
047CB4h	NO Mailhay 44, Data Law		VVh
	NO Mailbox 11: Data Length		XXh
	N0 Mailbox 11: Data Field		XXXX XXXX XXXX XXXXh
047CB7h			^^^ ^
047CB8h			
047CB9h			
047CBAh			
047CBBh			
047CBCh			
047CBDh			
	N0 Mailbox 11: Time Stamp		XXXXh
047CBFh			

Table 4.64 SFR List (64)

Address Register	Symbol	Reset Value
047CC0h CAN0 Mailbox 12: Message Identifier	C0MB12	XXXX XXXXh
047CC1h		
047CC2h		
047CC3h		
047CC4h		
047CC5h CAN0 Mailbox 12: Data Length		XXh
047CC6h CAN0 Mailbox 12: Data Field		XXXX XXXX
047CC7h		XXXX XXXXh
047CC8h		
047CC9h		
047CCAh		
047CCBh		
047CCCh		
047CCDh		
047CCEh CAN0 Mailbox 12: Time Stamp		XXXXh
047CCFh		
047CD0h CAN0 Mailbox 13: Message Identifier	C0MB13	XXXX XXXXh
047CD1h		
047CD2h		
047CD3h		
047CD4h		
047CD5h CAN0 Mailbox 13: Data Length		XXh
047CD6h CAN0 Mailbox 13: Data Field		XXXX XXXX
047CD7h		XXXX XXXXh
047CD8h		
047CD9h		
047CDAh		
047CDBh		
047CDCh		
047CDDh		
047CDEh CAN0 Mailbox 13: Time Stamp		XXXXh
047CDFh		
047CE0h CAN0 Mailbox 14: Message Identifier	C0MB14	XXXX XXXXh
047CE1h		
047CE2h		
047CE3h		
047CE4h		
047CE5h CAN0 Mailbox 14: Data Length		XXh
047CE6h CAN0 Mailbox 14: Data Field		XXXX XXXX
047CE7h		XXXX XXXXh
047CE8h		
047CE9h		
047CEAh		
047CEBh		
047CECh		
047CEDh		
047CEEh CAN0 Mailbox 14: Time Stamp		XXXXh
047CEFh		
Y: Undefined		

Table 4.65 SFR List (65)

Address Register	Symbol	Reset Value
047CF0h CAN0 Mailbox 15: Message Identifier	C0MB15	XXXX XXXXh
047CF1h		
047CF2h		
047CF3h		
047CF4h		
047CF5h CAN0 Mailbox 15: Data Length		XXh
047CF6h CAN0 Mailbox 15: Data Field		XXXX XXXX
047CF7h		XXXX XXXXh
047CF8h		
047CF9h		
047CFAh		
047CFBh		
047CFCh		
047CFDh		
047CFEh CAN0 Mailbox 15: Time Stamp		XXXXh
047CFFh		700011
047D00h CAN0 Mailbox 16: Message Identifier	C0MB16	XXXX XXXXh
047D00h	CONIDIO	
047D02h		
047D03h		
047D03H		
047D05h CAN0 Mailbox 16: Data Length		XXh
047D06h CAN0 Mailbox 16: Data Field		XXXX XXXX
047D00ft CANO Mailbox 16. Data Field		XXXX XXXXh
047D07H		7000 700011
047D08h		
047D09H 047D0Ah		
047D0Bh		
047D0Ch		
047D0Dh		VVVVh
047D0Eh CAN0 Mailbox 16: Time Stamp		XXXXh
047D0Fh	COMP47	VVVV VVVV
047D10h CAN0 Mailbox 17: Message Identifier	C0MB17	XXXX XXXXh
047D11h		
047D12h		
047D13h		
047D14h		WVI
047D15h CAN0 Mailbox 17: Data Length		XXh
047D16h CAN0 Mailbox 17: Data Field		XXXX XXXX
047D17h		XXXX XXXXh
047D18h		
047D19h		
047D1Ah		
047D1Bh		
047D1Ch		
047D1Dh		
047D1Eh CAN0 Mailbox 17: Time Stamp		XXXXh
047D1Fh		

Table 4.66 SFR List (66)

Address	Register	Symbol	Reset Value
047D20h	CAN0 Mailbox 18: Message Identifier	C0MB18	XXXX XXXXh
047D21h	<u>.</u>		
047D22h	$ar{I}$		
047D23h	$ar{I}$		
047D24h	1		
047D25h	CAN0 Mailbox 18: Data Length		XXh
	CAN0 Mailbox 18: Data Field		XXXX XXXX
047D27h	. 		XXXX XXXXh
047D28h	. 		
047D29h	. 		
047D2Ah	i <mark>-</mark>		
047D2Bh	<u>i</u>		
047D2Ch	<u>i</u>		
047D2Dh	i <mark>1</mark>		
	CAN0 Mailbox 18: Time Stamp		XXXXh
047D2Fh	<u> </u>		
	CAN0 Mailbox 19: Message Identifier	C0MB19	XXXX XXXXh
047D31h			
047D32h			
047D33h	- 1		
047D34h			
047D35h	CAN0 Mailbox 19: Data Length		XXh
	CAN0 Mailbox 19: Data Field		XXXX XXXX
047D37h	- 1		XXXX XXXXh
047D38h			
047D39h			
047D3Ah			
047D3Bh			
047D3Ch			
047D3Dh			
0 4 1 D3D11			
	CAN0 Mailbox 19: Time Stamp		XXXXh
047D3Eh	CAN0 Mailbox 19: Time Stamp		XXXXh
047D3Eh 047D3Fh	<u> </u>	C0MB20	XXXXh XXXXh
047D3Eh 047D3Fh	CAN0 Mailbox 20: Message Identifier	C0MB20	
047D3Eh 047D3Fh 047D40h	CAN0 Mailbox 20: Message Identifier	C0MB20	
047D3Eh 047D3Fh 047D40h 047D41h	CAN0 Mailbox 20: Message Identifier	C0MB20	
047D3Eh 047D3Fh 047D40h 047D41h 047D42h	CAN0 Mailbox 20: Message Identifier	C0MB20	
047D3Eh 047D3Fh 047D40h 047D41h 047D42h 047D43h 047D44h	CAN0 Mailbox 20: Message Identifier	C0MB20	
047D3Eh 047D3Fh 047D40h 047D41h 047D42h 047D43h 047D44h 047D45h	CAN0 Mailbox 20: Message Identifier	C0MB20	XXXX XXXXh
047D3Eh 047D3Fh 047D40h 047D41h 047D42h 047D43h 047D44h 047D45h	CAN0 Mailbox 20: Message Identifier CAN0 Mailbox 20: Data Length CAN0 Mailbox 20: Data Field	C0MB20	XXXX XXXXh
047D3Eh 047D3Fh 047D40h 047D41h 047D42h 047D43h 047D44h 047D45h 047D46h	CANO Mailbox 20: Message Identifier CANO Mailbox 20: Data Length CANO Mailbox 20: Data Field	C0MB20	XXXX XXXXh XXh XXXX XXXX
047D3Eh 047D3Fh 047D40h 047D41h 047D42h 047D43h 047D44h 047D45h 047D46h 047D47h	CAN0 Mailbox 20: Message Identifier CAN0 Mailbox 20: Message Identifier CAN0 Mailbox 20: Data Length CAN0 Mailbox 20: Data Field	C0MB20	XXXX XXXXh XXh XXXX XXXX
047D3Eh 047D3Fh 047D40h 047D41h 047D42h 047D43h 047D45h 047D46h 047D47h 047D47h 047D49h	CAN0 Mailbox 20: Message Identifier CAN0 Mailbox 20: Data Length CAN0 Mailbox 20: Data Field	C0MB20	XXXX XXXXh XXh XXXX XXXX
047D3Eh 047D3Fh 047D40h 047D41h 047D43h 047D43h 047D45h 047D46h 047D47h 047D48h 047D48h 047D49h	CAN0 Mailbox 20: Message Identifier CAN0 Mailbox 20: Data Length CAN0 Mailbox 20: Data Field	C0MB20	XXXX XXXXh XXh XXXX XXXX
047D3Eh 047D49h 047D41h 047D42h 047D43h 047D44h 047D45h 047D46h 047D47h 047D49h 047D49h 047D4Bh	CAN0 Mailbox 20: Message Identifier CAN0 Mailbox 20: Data Length CAN0 Mailbox 20: Data Field	C0MB20	XXXX XXXXh XXh XXXX XXXX
047D3Eh 047D49h 047D41h 047D42h 047D43h 047D44h 047D45h 047D46h 047D47h 047D48h 047D4Ah 047D4Ah 047D4Ah	CANO Mailbox 20: Message Identifier CANO Mailbox 20: Data Length CANO Mailbox 20: Data Field	C0MB20	XXXX XXXXh XXh XXXX XXXX
047D3Eh 047D49h 047D41h 047D42h 047D43h 047D45h 047D45h 047D46h 047D47h 047D48h 047D49h 047D4Bh 047D4Ch 047D4Dh	CANO Mailbox 20: Message Identifier CANO Mailbox 20: Data Length CANO Mailbox 20: Data Field	C0MB20	XXXX XXXXh XXh XXXX XXXX

Table 4.67 SFR List (67)

Address	Register	Symbol	Reset Value
047D50h	CAN0 Mailbox 21: Message Identifier	C0MB21	XXXX XXXXh
047D51h			
047D52h			
047D53h			
047D54h			
047D55h	CAN0 Mailbox 21: Data Length		XXh
	CAN0 Mailbox 21: Data Field		XXXX XXXX
047D57h			XXXX XXXXh
047D58h			
047D59h			
047D5Ah			
047D5Bh			
047D5Ch			
047D5Dh			
047D5Eh	CAN0 Mailbox 21: Time Stamp		XXXXh
047D5Fh	· ·		
047D60h	CAN0 Mailbox 22: Message Identifier	C0MB22	XXXX XXXXh
047D61h			
047D62h			
047D63h			
047D64h			
047D65h	CAN0 Mailbox 22: Data Length		XXh
	CAN0 Mailbox 22: Data Field		XXXX XXXX
047D67h			XXXX XXXXh
047D68h			
047D69h			
047D6Ah			
047D6Bh			
047D6Ch			
047D6Dh			
047D6Eh	CAN0 Mailbox 22: Time Stamp		XXXXh
047D6Fh			
	CAN0 Mailbox 23: Message Identifier	C0MB23	XXXX XXXXh
047D71h			
047D72h			
047D73h			
047D74h			
	CAN0 Mailbox 23: Data Length		XXh
_	CAN0 Mailbox 23: Data Field		XXXX XXXX
047D77h			XXXX XXXXh
047D78h			
047D79h			
047D7Ah			
047D7Bh			
047D7Ch			
047D7Dh			
	CAN0 Mailbox 23: Time Stamp		XXXXh
047D7Fh			
V 11 1 C			

Table 4.68 SFR List (68)

Symbol	Reset Value
C0MB24	XXXX XXXXh
	XXh
	XXXX XXXX
	XXXX XXXXh
	XXXXh
	AAAAII
COMB25	XXXX XXXXh
COMIDZO	^^^^
	VVh
	XXh
	XXXX XXXX XXXX XXXXh
	^^^
	XXXXh
C0MB26	XXXX XXXXh
	XXh
	XXXX XXXX
	XXXX XXXX

Table 4.69 SFR List (69)

Address Register	Symbol	Reset Value
047DB0h CAN0 Mailbox 27: Message Identifier	C0MB27	XXXX XXXXh
047DB1h		
047DB2h		
047DB3h		
047DB4h		
047DB5h CAN0 Mailbox 27: Data Length		XXh
047DB6h CAN0 Mailbox 27: Data Field		XXXX XXXX
047DB7h		XXXX XXXXh
047DB8h		
047DB9h		
047DBAh		
047DBBh		
047DBCh		
047DBDh		
047DBEh CAN0 Mailbox 27: Time Stamp		XXXXh
047DBFh		
047DC0h CAN0 Mailbox 28: Message Identifier	C0MB28	XXXX XXXXh
047DC1h		
047DC2h		
047DC3h		
047DC4h		
047DC5h CAN0 Mailbox 28: Data Length		XXh
047DC6h CAN0 Mailbox 28: Data Field		XXXX XXXX
047DC7h		XXXX XXXXh
047DC8h		
047DC9h		
047DCAh		
047DCBh		
047DCCh		
047DCDh		
047DCEh CAN0 Mailbox 28: Time Stamp		XXXXh
047DCFh		
047DD0h CAN0 Mailbox 29: Message Identifier	C0MB29	XXXX XXXXh
047DD1h		
047DD2h		
047DD3h		
047DD4h		
047DD5h CAN0 Mailbox 29: Data Length		XXh
047DD6h CAN0 Mailbox 29: Data Field		XXXX XXXX
047DD7h		XXXX XXXXh
047DD8h		
047DD9h		
047DDAh		
047DDBh		
047DDCh		
047DDDh		
047DDEh CAN0 Mailbox 29: Time Stamp		XXXXh
047DDFh		
Y: Undefined		

Table 4.70 SFR List (70)

Address Register	Symbol	Reset Value
047DE0h CAN0 Mailbox 30: Message Identifier	C0MB30	XXXX XXXXh
047DE1h		
047DE2h		
047DE3h		
047DE4h		
047DE5h CAN0 Mailbox 30: Data Length		XXh
047DE6h CAN0 Mailbox 30: Data Field		XXXX XXXX
047DE7h		XXXX XXXXh
047DE8h		
047DE9h		
047DEAh		
047DEBh		
047DECh		
047DEDh		
047DEEh CAN0 Mailbox 30: Time Stamp		XXXXh
047DEFh		
047DF0h CAN0 Mailbox 31: Message Identifier	C0MB31	XXXX XXXXh
047DF1h		
047DF2h		
047DF3h		
047DF4h		
047DF5h CAN0 Mailbox 31: Data Length		XXh
047DF6h CAN0 Mailbox 31: Data Field		XXXX XXXX
047DF7h		XXXX XXXXh
047DF8h		
047DF9h		
047DFAh		
047DFBh		
047DFCh		
047DFDh		
047DFEh CAN0 Mailbox 31: Time Stamp		XXXXh
047DFFh		7000
047E00h CAN0 Mask Register 0	C0MKR0	XXXX XXXXh
047E01h		
047E02h		
047E03h		
047E04h CAN0 Mask Register 1	C0MKR1	XXXX XXXXh
047E05h		
047E06h		
047E07h		
047E08h CAN0 Mask Register 2	C0MKR2	XXXX XXXXh
047E09h		
047E0Ah		
047E0Bh		
047E0Ch CAN0 Mask Register 3	C0MKR3	XXXX XXXXh
047E0Dh	30	, , , , , , , , , , , , , , , , , , , ,
047E0Eh		
047E0Fh		
(· Undefined		

Table 4.71 SFR List (71)

Address	Register	Symbol	Reset Value
	CAN0 Mask Register 4	C0MKR4	XXXX XXXXh
047E11h	<u> </u>	Commit	70000700001
047E11h			
047E12h			
	CAN0 Mask Register 5	C0MKR5	XXXX XXXXh
047E14H	<u> </u>	COMICICO	
047E16h			
047E1011	1		
	CAN0 Mask Register 6	C0MKR6	XXXX XXXXh
047E18h	<u> </u>	COMICKO	^^^ ^^
047E19II			
047E1AII			
	CAN0 Mask Register 7	C0MKR7	XXXX XXXXh
047E1CII	<u> </u>	COIVICK	^^^
047E1DII 047E1Eh			
047E1EII 047E1Fh			
	CAN0 FIFO Receive ID Compare Register 0	C0FIDCR0	XXXX XXXXh
047E20h 047E21h		CULIDOKO	^^^^ ^
047E21h 047E22h			
047E22f1 047E23h			
		C0FIDCR1	XXXX XXXXh
	CAN0 FIFO Receive ID Compare Register 1	COFIDER	****
047E25h 047E26h			
047E27h		COMMON // D	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	CAN0 Mask Invalid Register	C0MKIVLR	XXXX XXXXh
047E29h			
047E2Ah			
047E2Bh		COMIED	VVVV VVVVI
	CAN0 Mailbox Interrupt Enable Register	COMIER	XXXX XXXXh
047E2Dh			
047E2Eh			
047E2Fh			
047E30h			
047E31h			
047E32h			
047E33h			
047E34h			
047E35h 047E36h			
047E36h 047E37h			
047E38h			
047E39h 047E3Ah			
047E3Bh			
047E3Ch			
047E3Dh			
047E3Eh			
047E3Fh			
047E40h to			
047F1Fh	d 		

Table 4.72 SFR List (72)

Address	Register	Symbol	Reset Value
	CAN0 Message Control Register 0	C0MCTL0	00h
	CAN0 Message Control Register 1	C0MCTL1	00h
	CAN0 Message Control Register 2	C0MCTL2	00h
	CAN0 Message Control Register 3	C0MCTL3	00h
	CAN0 Message Control Register 4	C0MCTL4	00h
	CAN0 Message Control Register 5	C0MCTL5	00h
	CAN0 Message Control Register 6	C0MCTL6	00h
	CAN0 Message Control Register 7	C0MCTL7	00h
	CAN0 Message Control Register 8	C0MCTL8	00h
	CAN0 Message Control Register 9	C0MCTL9	00h
	CAN0 Message Control Register 10	C0MCTL10	00h
047F2Bh	CAN0 Message Control Register 11	C0MCTL11	00h
047F2Ch	CAN0 Message Control Register 12	C0MCTL12	00h
047F2Dh	CAN0 Message Control Register 13	C0MCTL13	00h
047F2Eh	CAN0 Message Control Register 14	C0MCTL14	00h
047F2Fh	CAN0 Message Control Register 15	C0MCTL15	00h
	CAN0 Message Control Register 16	C0MCTL16	00h
047F31h	CAN0 Message Control Register 17	C0MCTL17	00h
047F32h	CAN0 Message Control Register 18	C0MCTL18	00h
047F33h	CAN0 Message Control Register 19	C0MCTL19	00h
047F34h	CAN0 Message Control Register 20	C0MCTL20	00h
047F35h	CAN0 Message Control Register 21	C0MCTL21	00h
047F36h	CAN0 Message Control Register 22	C0MCTL22	00h
047F37h	CAN0 Message Control Register 23	C0MCTL23	00h
047F38h	CAN0 Message Control Register 24	C0MCTL24	00h
047F39h	CAN0 Message Control Register 25	C0MCTL25	00h
047F3Ah	CAN0 Message Control Register 26	C0MCTL26	00h
047F3Bh	CAN0 Message Control Register 27	C0MCTL27	00h
047F3Ch	CAN0 Message Control Register 28	C0MCTL28	00h
047F3Dh	CAN0 Message Control Register 29	C0MCTL29	00h
047F3Eh	CAN0 Message Control Register 30	C0MCTL30	00h
047F3Fh	CAN0 Message Control Register 31	C0MCTL31	00h

Table 4.73 SFR List (73)

Address	Register	Symbol	Reset Value
047F40h	CAN0 Control Register	C0CTLR	0000 0101b
047F41h			0000 0000b
047F42h	CAN0 Status Register	COSTR	0000 0101b
047F43h			0000 0000b
	CAN0 Bit Configuration Register	C0BCR	00 0000h
047F45h			
047F46h			
	CAN0 Clock Select Register	C0CLKR	000X 0000b
	CAN0 Receive FIFO Control Register	C0RFCR	1000 0000b
	CAN0 Receive FIFO Pointer Control Register	C0RFPCR	XXh
	CAN0 Transmit FIFO Control Register	C0TFCR	1000 0000b
	CAN0 Transmit FIFO Pointer Control Register	C0TFPCR	XXh
	CAN0 Error Interrupt Enable Register	C0EIER	00h
	CAN0 Error Interrupt Factor Judge Register	C0EIFR	00h
	CAN0 Receive Error Count Register	C0RECR	00h
047F4Fh	CAN0 Transmit Error Count Register	C0TECR	00h
	CAN0 Error Code Store Register	C0ECSR	00h
	CAN0 Channel Search Support Register	C0CSSR	XXh
	CAN0 Mailbox Search Status Register	COMSSR	1000 0000b
047F53h	CAN0 Mailbox Search Mode Register	COMSMR	0000 0000b
	CAN0 Time Stamp Register	C0TSR	0000h
047F55h			
	CAN0 Acceptance Filter Support Register	C0AFSR	XXXXh
047F57h			
047F58h	CAN0 Test Control Register	C0TCR	00h
047F59h			
047F5Ah			
047F5Bh			
047F5Ch			
047F5Dh			
047F5Eh			
047F5Fh			
047F60h to			
047FFFh			
048000h to			
04FFFFh	1		

X. Undefined

Blanks are reserved. No access is allowed.

5. Resets

There are three types of operations for resetting the MCU: hardware reset, software reset, and watchdog timer reset.

5.1 Hardware Reset

A hardware reset is generated when a low signal is applied to the $\overline{\text{RESET}}$ pin under the recommended operating conditions of the supply voltage. When the $\overline{\text{RESET}}$ pin is driven low, all pins, and oscillators are reset (refer to Table 5.1 for details), and the main clock starts oscillating. The CPU and SFRs are reset by a low-to-high transition on the $\overline{\text{RESET}}$ pin. Then, the CPU starts executing the program from the address indicated by the reset vector. Internal RAM is not affected by a hardware reset. However, if a hardware reset occurs during a write operation to the internal RAM, the value is undefined.

Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows the reset sequence. Table 5.1 lists pin states while the $\overline{\text{RESET}}$ pin is held low. Figure 5.3 shows CPU register states after a reset. Refer to 4. "Special Function Registers (SFRs)" for details on the states of SFRs after a reset.

- A. Reset when the supply voltage is stable
 - (1) Drive the \overline{RESET} pin low.
 - (2) Input at least 20 clock cycles to the XIN pin.
 - (3) Drive the \overline{RESET} pin high.
- B. Reset when turning on the power
 - (1) Drive the RESET pin low.
 - (2) Raise the supply voltage to the recommended operating voltage.
 - (3) Wait td(P-R) ms until the internal voltage is stabilized.
 - (4) Input at least 20 clock cycles to the XIN pin.
 - (5) Drive the \overline{RESET} pin high.




Figure 5.1 Reset Circuitry




Figure 5.2 Reset Sequence

Table 5.1 Pin States while RESET Pin is Held Low (1)

Pin Name	Pin States
P0 to P15	Input port (high-impedance)

Note:

1. Whether a pull-up resistor is enabled or not is undefined until the internal voltage has stabilized.




Figure 5.3 CPU Registers after Reset

5.2 Software Reset

The CPU, SFRs, and pins are reset when the PM03 bit in the PM0 register is set to 1 (the MCU is reset). Then, the CPU executes the program from the address indicated by the reset vector. Figure 5.4 shows the PM0 register.

Set the PM03 bit to 1 while the PLL clock is selected as the CPU clock source and the main clock oscillation is completely stable.




Figure 5.4 PM0 Register

5.3 Watchdog Timer Reset

The CPU, SFRs, and pins are reset when the watchdog timer underflows while the CM06 bit in the CM0 register is 1 (reset when watchdog timer underflows). Then, the CPU executes the program from the address indicated by the reset vector.

5.4 Reset Vector

The reset vector in the R32C/100 Series is configured as shown in Figure 5.5.

The start address of a program consists of the upper 30 bits of the reset vector and 00b as lower 2 bits. The lower 2 bits of the reset vector are bits to select the external bus width in microprocessor mode. Therefore, the start address of a program requires 4-byte alignment so that the lower 2 bits are 00b. In single-chip mode, set the external bus width select bits to 00b.




Figure 5.5 Reset Vector Configuration

6. Power Management

6.1 Voltage Regulators for Internal Logic

The supply voltage for internal logic is generated by reducing the input voltage from the VCC pin with the voltage regulators. Figure 6.1 shows a block diagram of the voltage regulators for internal logic, and Figure 6.2 shows the VRCR register.




Figure 6.1 Block Diagram of Voltage Regulators for Internal Logic




Figure 6.2 VRCR Register

6.1.1 Decoupling Capacitor

An external decoupling capacitor is required to stabilize internal voltage. The capacitor should be beneficially effective at higher frequencies and maintain a more stable capacitance irrespective of temperature change. In general, ceramic capacitors are recommended. The capacitance varies by conditions such as operating temperature, DC bias, and aging. To select an appropriate capacitor, these conditions should be considered. Also, refer to the recommended capacitor specifications listed in Table 6.1.

The traces between the capacitor and the VDC1/VDC0 pins should be as short and wide as physically possible.

Table 6.1 Recommended Capacitor Specifications

		İ				
	Tempe	erature Characterist		Nominal		
Applicable	standard	Operating temperature range (°C)	Capacitance change (%)	Rated Voltage (V)	Capacitance (µF)	Capacitance Tolerance (%)
В	JIS	-25 to 85	±10	6.3 or higher	4.7	±20 or better
R	JIS	-55 to 125	±15	6.3 or higher	4.7	±20 or better
X5R	EIA	-55 to 85	±15	6.3 or higher	4.7	±20 or better
X7R	EIA	-55 to 125	±15	6.3 or higher	4.7	±20 or better
X8R	EIA	-55 to 150	±15	6.3 or higher	4.7	±20 or better
X6S	EIA	-55 to 105	±22	6.3 or higher	4.7	±20 or better
X7S	EIA	-55 to 125	±22	6.3 or higher	4.7	±20 or better

6.2 Low Voltage Detector

The low voltage detector monitors the supply voltage input to the VCC pin.

This circuit is used to monitor the power supply upstream of the voltage regulators for internal logic and provide advanced warning that the power is about to fail. By providing a few milliseconds of advanced warning, the CPU can save any critical parameters to the flash memory and safely shut down.

Figure 6.3 shows a block diagram of the low voltage detector, and Figures 6.4 and 6.5 show registers associated with the circuit.




Figure 6.3 Low Voltage Detector Block Diagram





Figure 6.4 LVDC Register



Notes:

- 1. Set the PRC31 bit in the PRCR3 register to 1 (write enabled) before rewriting this register. Rewrite this register when the VDEN bit in the LVDC register is 0 (low voltage detector disabled).
- 2. Refer to the following table for detected voltages Vdet(F) and Vdet(R).

Reference Voltage	Low-detection Voltage Vdet(F)	Rise-detection Voltage Vdet(R)
4.65 V	4.55 V	4.77 V
4.50 V	4.40 V	4.62 V
4.35 V	4.24 V	4.46 V
4.20 V	4.09 V	4.31 V
4.05 V	3.95 V	4.17 V
3.90 V	3.80 V	4.02 V
3.75 V	3.65 V	3.87 V
3.60 V	3.50 V	3.72 V
3.45 V	3.35 V	3.57 V
3.30 V	3.20 V	3.42 V

Figure 6.5 DVCR Register

6.2.1 Operational State of Low Voltage Detector

The low voltage detector starts operating stably after td(E-A) when the VDEN bit in the LVDC register is set to 1 (low voltage detector enabled).

When the input voltage to the VCC pin drops below Vdet(F), the VMF bit becomes 0 (VCC < Vdet) and the LVDF bit becomes 1 (low voltage detected (Vdet passed)). At this point an interrupt request is generated when the LVDIEN bit is 1 (low voltage detection interrupt enabled). Set the LVDF bit to 0 (low voltage undetected) by a program.

When the voltage rises to or above Vdet(R) again, the VMF bit becomes 1 ($VCC \ge Vdet$) and the LVDF bit becomes 1. At this point an interrupt request is generated when the LVDIEN bit is 1.

Figure 6.6 shows the operation of the low voltage detector.




Figure 6.6 Low Voltage Detector Operation

6.2.2 Low Voltage Detection Interrupt

A low voltage detection interrupt request is generated when the input voltage at the VCC pin rises to or above the Vdet(R) level, or falls below the Vdet(F) level while the LVDIEN bit in the LVDC register is 1 (low voltage detection interrupt enabled).

This interrupt shares the interrupt vector with the watchdog timer interrupt and oscillator stop detection interrupt. When using the low voltage detection interrupt with these interrupts at the same time, read the LVDF bit in the LVDC register in the interrupt handler and confirm that the low voltage detection interrupt has been occurred.

The LVDF bit becomes 1 when the input voltage at the VCC pin passes the Vdet(R) level or Vdet(F) level. When the LVDF bit changes from 0 to 1, a low voltage detection interrupt request is generated. Set this bit to 0 (low voltage undetected) by a program.

6.2.3 Application Example of the Low Voltage Detector

Figure 6.7 shows an example of the low voltage detection interrupt.

The supply voltage for internal logic is generated by reducing the input voltage from the VCC pin with the voltage regulators. When the input voltage begins to fall, the internal voltage remains steady. However, as the VCC input voltage continues to fall, the supply voltage for the internal logic also begins to fall, which may affect MCU operation. Consequently, the system can be safely shut down between when the VCC input voltage begins to fall and when the supply voltage for internal logic begins to fall. The low voltage detection interrupt can be applied to detect the falling input voltage.




Figure 6.7 Example of the Low Voltage Detection Interrupt

7. Clock Generator

7.1 Clock Generator Types

The clock generator consists of four circuits:

- · Main clock oscillator
- · Sub clock oscillator
- PLL frequency synthesizer
- On-chip oscillator (OCO)

Table 7.1 lists the specifications of the clock generator. Figure 7.1 shows a block diagram of the clock generator, and Figures 7.2 to 7.10 show registers associated with clock control.

Table 7.1 Clock Generator Specifications

Item	Main Clock Oscillator	Sub Clock Oscillator	PLL Frequency Synthesizer	On-chip Oscillator
Used as	PLL reference clock source Peripheral clock source	CPU clock source Clock source for timers A and B	CPU clock source Peripheral clock source	CPU clock source Clock source for timers A and B
Clock frequency	4 to 8 MHz	32.768 kHz	f _{SO(PLL)} or f _(PLL)	Approx. 125 kHz
Connectable oscillators or additional circuits	Ceramic resonator Crystal oscillator	Crystal oscillator	_	_
Pins for oscillators or additional circuits	XIN, XOUT	XCIN, XCOUT	_	_
Oscillator stop/ restart function	Available	Available	Available	Available
Oscillator state after a reset	Running	Stopped	Running	Stopped
Note	Externally generated clock can be input	Externally generated clock can be input	When the main clock oscillator stops running, the PLL frequency synthesizer oscillates at its own frequency of f _{SO(PLL)}	oscillator starts running by setting the CSPM bit in the OFS area to 0 after a reset






Figure 7.1 Clock Generation Circuitry



Notes:

- 1. Set the PRR register to AAh (write enabled) before rewriting this register.
- 2. The divide ratios of the base clock and peripheral bus clock should not be changed simultaneously. Doing so may cause the peripheral bus clock frequency to go over the maximum operating frequency.
- 3. The divide ratio of the CPU clock should be equal to or lower than that of peripheral bus clock.
- 4. Set this bit only once after a reset and do not change the setting afterwards. Rewrite the PBC register before rewriting this bit.
- 5. To set this bit to 1, a 32-bit write access to addresses 0004h to 0007h should be performed.
- 6. To use these low speed clocks, select one of them by setting bits CM31 and CM30 in the CM3 register and then set the BCS bit to 1.


Figure 7.2 CCR Register



Notes:


- 1. Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.
- 2. When the PM21 bit in the PM2 register is 1 (clock change disabled), bits CM02 and CM05 cannot be changed by a write access.
- 3. fC32 and f2n (whose clock source is the main clock) do not stop.
- 4. When entering stop mode, the CM03 bit becomes 1.
- 5. To set the CM04 bit to 1, set bits PD8_7 and PD8_6 in the PD8 register to 0 (input), and the PU25 bit in the PUR2 register to 0 (pull-up resistor disabled).
- 6. This bit stops the main clock when entering low power mode. It cannot detect whether or not the main clock oscillator stops. When this bit is set to 1, the clock applied to the XOUT pin becomes high. Since the on-chip feedback resistor remains connected, the XIN pin is connected to the XOUT pin via the feedback resistor.
- 7. Set this bit before activating the watchdog timer. When rewriting this bit while the watchdog timer is running, set it immediately after writing to the WDTS register.
- 8. Once this bit is set to 1, it cannot be set to 0 by a program.

Figure 7.3 CM0 Register



- 1. Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.
- 2. When the BCS bit in the CCR register is 0 (PLL clock selected as base clock source), the PLL frequency synthesizer does not stop oscillating even if the CM10 bit is set to 1.
- 3. When the PM21 bit in the PM2 register is 1 (clock change disabled), the CM10 bit cannot be changed by a write access
- 4. This bit becomes 1 when the main clock is stopped. When setting to 0, rewrite it after the main clock oscillation is fully stabilized.

Figure 7.4 CM1 Register



- 1. Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.
- 2. Set this bit to 0 when f256 is selected as the base clock source in low speed mode.
- 3. When the PM21 bit in the PM2 register is 1 (clock change disabled), the CM20 bit cannot be changed by a
- 4. When a main clock oscillator stop is detected, this bit becomes 1. It can be set to 0 by a program, however not to 1. When it is set to 0 while the main clock oscillator is stopped, it does not become 1 until the next main clock oscillator stop is detected.
- 5. After an oscillator stop detection interrupt occurs, read this bit several times to determine the main clock

Figure 7.5 CM2 Register




Figure 7.6 CM3 Register




Figure 7.7 TCSPR Register





Figure 7.8 CPSRF Register



Notes:

- 1. Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register.
- 2. Once this bit is set to 1, it cannot be set to 0 by a program.
- When the PM21 bit is set to 1, the following bits cannot be changed by a write access: CM02 bit in the CM0 register (the peripheral clock source state in wait mode)
 CM05 bit in the CM0 register (main clock oscillator enabled/disabled)
 CM10 bit in the CM1 register (PLL oscillator enabled/disabled)
 - CM20 bit in the CM2 register (oscillator stop detection enabled/disabled)
- 4. This bit should be set before the watchdog timer activates. When the PM22 bit is set to 1, the state changes as follows:
 - -On-chip oscillator clock starts running
 - -On-chip oscillator clock functions as the count source of the watchdog timer
 - -The watchdog timer is not stopped
- 5. When the PM24 bit is 0, the forced cutoff of the three-phase motor control timers is also disabled.
- 6. Stop all the peripherals that use f2n before rewriting this bit.

Figure 7.9 PM2 Register




Figure 7.10 PM3 Register

The following sections illustrate clocks generated in clock generators.

7.1.1 Main Clock

The main clock is generated by the main clock oscillator. This clock can be a clock source for the PLL reference clock or peripheral clocks. It also functions as an operating clock for the CAN module.

The main clock oscillator is configured with two pins, XIN and XOUT, connected by an oscillator or resonator. The circuit has an on-chip feedback resistor which is separated from the oscillator in stop mode to save power consumption. An external clock can be applied to the XIN pin in this circuit. Figure 7.11 shows an example of a main clock circuit connection.

Circuit constants vary depending on the oscillator. Circuit constants should be set as per the oscillator manufacturer's recommendations.

After a reset, the main clock oscillator is still independently active and disconnected from the PLL frequency synthesizer. A PLL frequency synthesizer self-oscillating clock divided by 12 is provided to the CPU.

Setting the CM05 bit in the CM0 register to 1 (main clock oscillator disabled) enables power-saving. In this case, the clock applied to the XOUT pin becomes high. The XIN pin connected to the XOUT pin by an embedded feedback resistor is also driven high. Do not set the CM05 bit to 1 when an external clock is applied to the XIN pin.

All clocks, including the main clock, stop in stop mode. Refer to 7.7 "Power Control" for details.




Figure 7.11 Main Clock Circuit Connection

7.1.2 Sub Clock (fC)

The sub clock is generated by the sub clock oscillator. This clock can be a clock source for the CPU clock and a count source for timers A and B. It can be output from the CLKOUT pin.

The sub clock oscillator is configured with pins XCIN and XCOUT connected by a crystal oscillator. The circuit has a on-chip feedback resistor which is separated from the oscillator in stop mode to save power consumption. An external clock can be applied to the XCIN pin. Figure 7.12 shows an example of a sub clock circuit connection. Circuit constants vary depending on the oscillator. Circuit constants should be set as per the oscillator manufacturer's recommendations.

After a reset, the sub clock is stopped and the feedback resistor is separated from the oscillator. In order to start the sub clock oscillation, first set bits PD8_6 and PD8_7 in the PD8 register to 0 (input mode), and the PU25 bit in the PUR2 register to 0 (pull-up resistor disabled). Then, set the CM04 bit in the CM0 register to 1 (XCIN-XCOUT oscillator).

To input an external clock to the XCIN pin, set bits PD8_7 and PU25 to 0 and then the CM04 bit to 1. The clock applied to the XCIN pin becomes a clock source for the sub clock.

When the CM3 register is set to 00h (fC) and the BCS bit in the CCR register is set to 1 (fC, fOCO4, or f256) after the sub clock oscillation has stabilized, the sub clock becomes the base clock of the CPU clock and the peripheral bus clock.

All clocks, including the sub clock, stop in stop mode. Refer to 7.7 "Power Control" for details.




Figure 7.12 Sub Clock Circuit Connection

7.1.3 PLL Clock

The PLL clock is generated by the PLL frequency synthesizer based on the main clock. This clock can be a clock source for any clock including the CPU clock and the peripheral clock.

Figure 7.13 shows a block diagram of the PLL frequency synthesizer. Figures 7.14 and 7.15 show registers PLC0 and PLC1, respectively. Figure 7.16 shows the PLS register.




Figure 7.13 PLL Frequency Synthesizer Block Diagram




Figure 7.14 PLC0 Register




Figure 7.15 PLC1 Register




Figure 7.16 PLS Register

In the PLL frequency synthesizer, the pulse-swallow operation is implemented. The divide ratio m is simply expressed by $n \times p$. However, with the swallow counter, the divide ratio p is 6 in a out of n, or 5 in other cases, the actual m is therefore given by the formula below:

$$m = n \times p$$

$$= n \times \left(\frac{a}{n} \cdot 6 + \frac{n-a}{n} \cdot 5\right)$$

$$= 5n + a$$

The setting range of *a* is $0 \le a < 5$, $0 \le a \le n$.

As r is the divide ratio of the reference counter, the PLL clock has a m/r times the main clock (XIN) frequency.

PLL clock frequency
$$f(PLL) = \frac{m}{r} \cdot \text{main clock frequency}$$

= $\frac{5n+a}{r} \cdot \text{main clock frequency}$

After a reset, the reference counter is divided by 16, and the PLL frequency synthesizer is multiplied by 10. Since the main clock as a reference clock is disconnected, the PLL frequency synthesizer may self-oscillate at its own frequency of f_{SO(PLL)}.

Each register should be set to meet the following conditions:

- -The reference clock, which is the main clock divided by r, should be between 2 to 4 MHz.
- -The divide ratio *m* is $25 \le m \le 100$.

For the setting of registers PLC1 and PLC0, Table 7.2 should be applied. While the main clock oscillation is stable, a wait time of $t_{LOCK(PLL)}$ is necessary between rewriting registers PLC1 and PLC0, and the PLL clock becoming stable.

Table 7.2 PLC1 and PLC0 Register Settings (1)

Main Clock	r	Reference Clock	n	а	т	PLC1 Register Setting	PLC0 Register Setting	m/r	PLL Clock
4 MHz	1	4 MHz	6	0	30	00h	05h	30	120 MHz
5 MHz	2	2.5 MHz	9	3	48	01h	68h	24	120 MHz
6 MHz	2	3 MHz	8	0	40	01h	07h	20	120 MHz
8 MHz	2	4 MHz	6	0	30	01h	05h	15	120 MHz
4 MHz	1	4 MHz	6	2	32	00h	45h	32	128 MHz
6 MHz	3	2 MHz	12	4	64	02h	8Bh	21.3333	128 MHz
8 MHz	2	4 MHz	6	2	32	01h	45h	16	128 MHz
4 MHz	1	4 MHz	7	1	36	00h	26h	36	144 MHz
6 MHz	2	3 MHz	9	3	48	01h	68h	24	144 MHz
8 MHz	2	4 MHz	7	1	36	01h	26h	18	144 MHz

Note:

1. Registers PLC1 and PLC0 should be set according to the list above.

7.1.4 On-chip Oscillator Clock

The on-chip oscillator clock is generated by the on-chip oscillator (OCO). This clock can be a clock source for the CPU clock and a count source for timers A and B. This clock has a frequency of approximately 125 kHz. The on-chip oscillator clock divided by 4 can be used as the base clock for the CPU clock and peripheral bus clock.

When the CSPM bit in the OFS area is 1, the on-chip oscillator clock is stopped after a reset. It starts running when setting any of the following bits to 1; the CM31 bit in the CM3 register or the PM22 bit in the PM2 register. It is not necessary to wait for stabilization because the on-chip oscillator instantly starts oscillating.

7.2 Oscillator Stop Detection

This function detects the main clock is stopped when its oscillator stops running due to an external factor. When the CM20 bit in the CM2 register is 1 (enable oscillator stop detection), an oscillator stop detection interrupt request is generated as soon as the main clock stops. Simultaneously, the PLL frequency synthesizer starts to self-oscillate at its own frequency. If the PLL frequency synthesizer is the clock source for CPU clock and peripheral clock, these clocks continue running.

When an oscillator stop is detected, the following bits in the CM2 register become 1:

- The CM22 bit: main clock oscillator stop detected
- The CM23 bit: main clock oscillator stopped

7.2.1 How to Use Oscillator Stop Detection

The oscillator stop detection interrupt shares vectors with the watchdog timer interrupt and the low voltage detection interrupt. When using these interrupts simultaneously, read the CM22 bit with an interrupt handler to determine if an oscillator stop detection interrupt request has been generated.

When the main clock oscillator resumes running after an oscillator stop is detected, the PLL clock frequency may temporarily exceed the preset value before the PLL frequency synthesizer oscillation stabilizes. As soon as an oscillator stop is detected, the main clock oscillator should be stopped from resuming (set the CM05 bit in the CM0 register to 1) or the divide ratios of the base clock and peripheral clock source should be increased by a program. They can be set using bits BCD1 and BCD0 in the CCR register and bits PM36 and PM35 in the PM3 register.

In low speed mode, when the main clock oscillator stops running, an oscillator stop detection interrupt request is generated if the CM20 bit is set to 1 (enable oscillator stop detection). The CPU clock remains running with a low speed clock source. Note that if the base clock is f256, which is the main clock divided by 256, oscillator stop detection cannot be used.

The oscillator stop detection is provided to handle main clock stop caused by external factors. To stop the main clock oscillator by a program, i.e., to enter stop mode or to set the CM05 bit to 1 (main clock oscillator disabled), the CM20 bit in the CM2 register should be set to 0 (disable oscillator stop detection). To enter wait mode, this bit should be also set to 0.

The oscillator stop detection functions depending on the voltage of a capacitor which is being changed. In more concrete terms, this function detects that the oscillator is stopped when the main clock goes lower than approximately 500 kHz. Note that if the CM22 bit is set to 0 by a program in an interrupt handler while the frequency is around 500 kHz, a stack overflow may occur due to multiple interrupt requests.

7.3 Base Clock

The base clock is a reference clock for the CPU clock and peripheral bus clock. The base clock after a reset is the PLL clock divided by 6.

The base clock source is selected between the PLL clock and the low speed clocks which contain the sub clock (fC), on-chip oscillator clock divided by 4 (fOCO4), and main clock divided by 256 (f256).

If the PLL clock is selected, it is divided by 2, 3, 4, or 6 to become the base clock. If a low speed clock is selected, the clock itself can be the base clock.

The base clock source is set using the BCS bit in the CCR register and the divide ratio for the PLL clock is set using bits BCD1 and BCD0. Bits CM31 and CM30 in the CM3 register select a low speed clock.

7.4 CPU Clock and Peripheral Bus Clock

The CPU operating clock is referred to as the CPU clock. The CPU clock after a reset is the base clock divided by 2.

The CPU clock source is the base clock, and its divide ratio is selected by setting bits CCD1 and CCD0 in the CCR register. The base clock divided by 2 to 4 becomes the peripheral bus clock. Its divide ratio is selected by setting bits PCD1 and PCD0 in the CCR register. The peripheral bus clock also functions as a count source for the watchdog timer and operating clock for the serial bus interface and the CAN module. To prevent the CPU clock, whose clock source is the PLL clock, from stopping when the CPU becomes out of control, set the following while the CM05 bit in the CM0 register is 0 (main clock oscillator enabled) and the BCS bit in the CCR register is 0 (PLL clock selected as base clock source):

- (1) Set the PRC1 bit in the PRCR register to 1 (write enabled to the PM2 register).
- (2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).

7.5 Peripheral Clock

The peripheral clock is an operating clock or a count source for the peripherals excluding the watchdog timer, the serial bus interface, and the CAN module. The source of this clock is generated by a clock, which has the same frequency as the PLL clock, divided by 2, 4, 6, or 8 according to the settings of bits PM36 and PM35 in the PM3 register. The peripheral clock is classified into three types of clock as follows:

(1) f1, f8, f32, f2n

f1, f8, and f32 are the peripheral clock sources divided by 1, 8, and 32, respectively. The clock source for f2n is selected between the peripheral clock source and the main clock by setting the PM26 bit in the PM2 register. The f2n divide ratio can be set using bits CNT3 to CNT0 in the TCSPR register (n = 1 to 15, not divided when n = 0).

f1, f8, f32, and f2n, whose clock source is the peripheral clock source, stop in low power mode or when the CM02 bit is set to 1 (peripheral clock source stopped in wait mode) to enter wait mode.

f1, f8, and f2n are used as a count source for timers A and B or an operating clock for the serial interface and the LIN module. f1 is used as an operating clock for the intelligent I/O as well. The f32 is used as an operating clock for the LIN module as well.

f8 and f32 can be output from the CLKOUT pin. Refer to 7.6 "Clock Output Function" for details.

(2) fAD

fAD, which has the same frequency as peripheral clock source, is an operating clock for the A/D converter.

This clock stops in low power mode or when the CM02 bit is set to 1 (peripheral clock source stopped in wait mode) to enter wait mode.

(3) fC32

fC32, which is a sub clock divided by 32, or on-chip oscillator clock divided by 128, is used as the count source for timers A and B. This clock is available when the sub clock or on-chip oscillator clock is active.



7.6 Clock Output Function

Low speed clocks, f8, and f32 can be output from the CLKOUT pin. Table 7.3 lists the CLKOUT pin functions.

Table 7.3 CLKOUT Pin Functions

CM0 Re	gister (1)	CLKOUT Pin Function		
CM01	CM00	CENCOT FIII FUILCIIOII		
0	0	I/O port P5_3		
0	1	Output a low speed clock		
1	0	Output f8		
1	1	Output f32		

Note:

1. Set the PRC0 bit in the PRCR register 1 (write enabled) before rewriting this register.

7.7 Power Control

Power control has three modes: wait mode, stop mode, and normal operating mode.

The name "normal operating mode" is used restrictively in this chapter, and it indicates all other modes except wait mode and stop mode. Figure 7.17 shows a block diagram of the state transition in normal operating mode, stop mode, and wait mode.




Figure 7.17 State Transition in Stop Mode and Wait Mode

7.7.1 Normal Operating Mode

Normal operating mode is classified into the five modes shown below.

In normal operating mode, the CPU clock and peripheral clock are provided to operate the CPU and peripherals. Power consumption is controlled by the CPU clock frequency. The higher the CPU clock frequency is, the more processing power increases. The lower the CPU clock frequency is, the less power consumption is required. Power consumption can be reduced by stopping oscillators that are not being used.

(1) PLL Mode (high speed mode)

In this mode, the PLL clock is selected as the base clock source, and the main clock is provided as the reference clock source for the PLL frequency synthesizer. High speed mode enables the CPU to operate at the maximum operating frequency. The PLL clock divided by 2 becomes the base clock. The base clock frequency should be identical to that of the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.

(2) PLL Mode (medium speed mode)

This mode indicates all modes in PLL mode except high speed mode. The PLL clock divided by 2, 3, 4, or 6 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.

(3) Low Speed Mode

In this mode, a low speed clock is used as the base clock source. The low speed clock becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.

(4) Low Power Mode

This is a state where the main clock oscillator and the PLL frequency synthesizer are stopped after switching to low speed mode. The sub clock or the on-chip oscillator clock divided by 4 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fC32, which is the only peripheral clock available, can be used as the count source for timers A and B. By setting the MRS bit in the VRCR register to 1 (main regulator stopped), this mode consumes even less power than the modes above.

(5) PLL Self-oscillation Mode

In this mode, the PLL clock is selected as the base clock source, and the main clock is not provided as the reference clock source for the PLL frequency synthesizer. The PLL frequency synthesizer self-oscillates at its own frequency. The PLL clock divided by 2, 3, 4, or 6 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.



The state transition within normal operating mode can be very complicated; therefore only the block diagrams of typical state transitions are shown. Figures 7.18 to 7.20 show block diagrams of the respective state transitions: state when the sub clock is used, state when the main clock divided by 256 is used, and state when the on-chip oscillator clock is used. As for the state transitions other than the above, setting of each register and the usage notes below can be used as references.

- PLL can be switched from PLL oscillating to self-oscillating by setting the SEO bit in the PLC1 register to 1. Set the SEO bit to 1 (self-oscillating) before setting the CM05 bit in the CM0 register to 0 (main clock oscillator disabled) to stop the main clock.
- The divide ratio of the clock should be increased and the frequency should be decreased by using bits BCD1 to BCD0 in the CCR register or bits PM36 to PM35 in the PM3 register before setting the SEO bit to 0 (PLL oscillating) in order to switch back PLL self-oscillation mode to PLL mode. Set back the settings of bits BCD1 to BCD0 and bits PM36 to PM35 once PLL oscillation is stabilized after setting the SEO bit to 0.
- Before switching the CPU clock to another clock, that clock should be stabilized. In particular, the sub clock oscillator may require more time to stabilize (1). Therefore, certain waiting time to switch should be taken by a program immediately after turning the MCU on or exiting stop mode.

Note:

1. Contact the oscillator manufacturer for details on oscillator stabilization time.






Figure 7.18 State Transition When Using the Sub Clock




Figure 7.19 State Transition When Using the Main Clock Divided by 256




Figure 7.20 State Transition When Using the On-chip Oscillator Clock

7.7.2 Wait Mode

The base clock stops in wait mode, so clocks generated by the base clock, the CPU clock and peripheral bus clock, stop running as well. Thus the CPU and watchdog timer, operated by these two clocks, also stop. However, the watchdog timer continues operating when the PM22 bit in the PM2 register is 1 (on-chip oscillator selected as count source for the watchdog timer). Since the main clock, sub clock, PLL clock, and on-chip oscillator clock continue running, the peripherals using these clocks also continue operating.

7.7.2.1 Peripheral Clock Source Stop Function

When the CM02 bit in the CM0 register is 1 (peripheral clock source stopped in wait mode), power consumption is reduced since peripheral clocks f1, f8, f32, f2n (when the clock source is the peripheral clock source), and fAD stop running in wait mode. fC32 and f2n (when the clock source is the main clock) do not stop running.

7.7.2.2 Entering Wait Mode

To enter wait mode, the following procedures should be completed before the WAIT instruction is executed.

· Initial setting

Set the wake-up interrupt priority level (bits RLVL2 to RLVL0 in registers RIPL1 and RIPL2) to 7. Then set each interrupt request level.

- · Steps before entering wait mode
- (1) Set the I flag to 0.
- (2) Set the interrupt request level for each interrupt source (interrupt number from 1 to 127) to 0, if its interrupt request level is not 0.
- (3) Perform a dummy read of any of the interrupt control registers.
- (4) Set the processor interrupt priority level (IPL) in the flag register to 0.
- (5) Enable interrupts temporarily by executing the following instructions:

FSET I

NOP

NOP

FCLR I

- (6) Set the interrupt request level for the interrupt to exit wait mode.
 - Do not rewrite the interrupt control register after this step.
- (7) Set the IPL in the flag register.
- (8) Set the interrupt priority level for resuming to the same level as the IPL. Interrupt request level for the interrupt to exit wait mode > IPL = Interrupt priority level for resuming
- (9) Set the CM20 bit in the CM2 register to 0 (disable oscillator stop detection) when the oscillator stop detection is used.
- (10)Enter either low speed mode or low power mode.
- (11)Set the I flag to 1.
- (12)Execute the WAIT instruction.
- After exiting wait mode

Set the wake-up interrupt priority level to 7 immediately after exiting wait mode.

7.7.2.3 Pin State in Wait Mode

Table 7.4 lists the pin state in wait mode.

Table 7.4 Pin State in Wait Mode

Pin		State in Wait Mode	
Ports		The state immediately before entering wait mode is held	
DA0, DA1		The state immediately before entering wait mode is held	
CLKOUT When a low speed clock is selected		The clock is output	
	When f8 or f32 is selected	The clock is output when the CM02 bit in the CM0 register is 0 (no peripheral clock source stopped in wait mode). The state immediately before entering wait mode is held when the CM02 bit is 1 (peripheral clock source stopped in wait mode)	

7.7.2.4 Exiting Wait Mode

The MCU exits wait mode by a hardware reset, an NMI, or a peripheral interrupt assigned to software interrupt number from 0 to 63.

To exit wait mode using either a hardware reset or NMI, without using peripheral interrupts, set bits ILVL2 to ILVL0 for the peripheral interrupts to 000b (interrupt disabled) before executing the WAIT instruction.

The CM02 bit setting in the CM0 register affects the peripheral interrupts. When the CM02 bit is 0 (peripheral clock source not stopped in wait mode), peripheral interrupts for software interrupt numbers from 0 to 63 can be used to exit wait mode. When this bit is 1 (peripheral clock source stopped in wait mode), peripherals operated using clocks (f1, f8, f32, f2n whose clock source is the peripheral clock source, and fAD) generated by the peripheral clock source stop operating. Therefore, the peripheral interrupts cannot be used to exit wait mode. However, peripherals operated using clocks which are independent from the peripheral clock source (fC32, external clock, and f2n whose clock source is the main clock) do not stop operating. Thus, interrupts generated by these peripherals and assigned to software interrupt numbers from 0 to 63 can be used to exit wait mode.

The CPU clock used when exiting wait mode by a peripheral interrupt or an NMI is the same clock used when the WAIT instruction is executed.

Table 7.5 lists interrupts used to exit wait mode and usage conditions.

 Table 7.5
 Interrupts for Exiting Wait Mode and Usage Conditions

Interrupt	When the CM02 Bit is 0	When the CM02 Bit is 1
NMI	Available	Available
External interrupt (1)	Available	Available
Key input interrupt	Available	Available
Low voltage detection interrupt	Available	Available
Watchdog timer interrupt	Should not be used	Should not be used
Timer A interrupt Timer B interrupt	Available in any mode	Available in event counter mode, or when the count source is fC32 or f2n (when the main clock is selected as the clock source)
Serial interface interrupt (2)	Available when an internal or external clock is used	Available when the external clock or f2n (when the main clock is selected as the clock source) is used
A/D conversion interrupt	Available in single mode or single- sweep mode	Should not be used
Intelligent I/O interrupt	Available	Should not be used
LIN Low detection interrupt	Available	Available
CAN wake-up interrupt	Available	Available

- 1. INT6 to INT8 are available in the intelligent I/O interrupt only.
- 2. UART3 and UART4 are excluded.

7.7.3 Stop Mode

In stop mode, all of the clocks, except for those that are protected, stop running. That is, the CPU and peripherals, operated by the CPU clock and peripheral clock, also stop. This mode saves the most power.

7.7.3.1 Entering Stop Mode

To enter stop mode, the following procedures should be done before the STOP instruction is executed.

· Initial setting

Set the wake-up interrupt priority level (bits RLVL2 to RLVL0 in registers RIPL1 and RIPL2) to 7. Then set each interrupt request level.

- Steps before entering stop mode
 - (1) Set the I flag to 0.
- (2) Set the interrupt request level for each interrupt source (interrupt number from 1 to 127) to 0, if the interrupt request level is not 0.
- (3) Perform a dummy read of any of the interrupt control registers.
- (4) Set the processor interrupt priority level (IPL) in the flag register to 0.
- (5) Enable interrupts temporarily by executing the following instructions:

FSET I

NOP

NOP

FCLR I

- (6) Set the interrupt request level for the interrupt to exit stop mode.
 - Do not rewrite the interrupt control register after this step.
- (7) Set the IPL in the flag register.
- (8) Set the interrupt priority level for resuming to the same level as the IPL. Interrupt request level for the interrupt to exit stop mode > IPL = Interrupt priority level for resuming
- (9) Set the CM20 bit in the CM2 register to 0 (oscillator stop detection disabled) when the oscillator stop detection is used.
- (10)Change the base clock to either the main clock divided by 256 (f256) or the on-chip oscillator clock divided by 4 (fOCO4).
- (11)Set the I flag to 1.
- (12)Execute the STOP instruction.
- After exiting stop mode

Set the wake-up interrupt priority level to 7 immediately after exiting stop mode.

7.7.3.2 Pin State in Stop Mode

Table 7.6 lists the pin state in stop mode.

Table 7.6 Pin State in Stop Mode

Pin		State in Stop Mode	
Ports		The state immediately before entering stop mode is held	
DA0, DA1		The state immediately before entering stop mode is held	
CLKOUT When a low speed clock is selected		High	
	When f8 or f32 is selected	The state immediately before entering stop mode is held	
XIN		High-impedance	
XOUT		High	
XCIN, XCOU	Γ	High-impedance	

7.7.3.3 Exiting Stop Mode

The MCU exits stop mode by a hardware reset, NMI, low voltage detection interrupt, or a peripheral interrupt assigned to software interrupt number from 0 to 63.

To exit stop mode using either a hardware reset or NMI, without using peripheral interrupts, set bits ILVL2 to ILVL0 for the peripheral interrupts to 000b (interrupt disabled) before executing the STOP instruction.

The CPU clock used when exiting stop mode by a peripheral interrupt or NMI is the same clock used when the STOP instruction is executed.

Table 7.7 lists interrupts used to exit stop mode and usage conditions.

Table 7.7 Interrupts for Exiting Stop Mode and Usage Conditions

Interrupt	Usage Condition	
NMI		
Low voltage detection interrupt		
External interrupt	INT6 to INT8 are available when intelligent I/O interrupt is used	
Key input interrupt		
Timer A interrupt	Available when a timer counts an external pulse with a frequency of 100	
Timer B interrupt	Hz or less in event counter mode	
Serial interface interrupt (1)	Available when an external clock is used	
LIN Low detection interrupt		
CAN wake-up interrupt		

Note:

1. UART3 and UART4 are excluded.

7.8 System Clock Protection

The system clock protection disables clock change when the PLL clock is selected as the base clock source. This prevents the CPU clock from stopping due to a runaway program.

When the PM21 bit in the PM2 register is set to 1 (clock change disabled), the following bits cannot be written to:

- Bits CM02 and CM05 in the CM0 register
- The CM10 bit in the CM1 register
- The CM20 bit in the CM2 register
- The PM27 bit in the PM2 register

To use the system clock protection, set the CM05 bit in the CM0 register to 0 (main clock oscillator enabled) and the BCS bit in the CCR register to 0 (PLL clock selected as base clock source) before the following procedure is done:

- (1) Set the PRC1 bit in the PRCR register to 1 (write to the PM2 register enabled).
- (2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).
- (3) Set the PRC1 bit in the PRCR register to 0 (write to the PM2 register disabled).

7.9 Notes on Clock Generator

7.9.1 Sub Clock

7.9.1.1 Oscillator Constant Matching

The constant matching of the sub clock oscillator should be evaluated in both cases when the drive strength is high and low.

Contact the oscillator manufacturer for details on the oscillation circuit constant matching.

7.9.2 Power Control

Do not switch the base clock source until the oscillation of the clock to be used has stabilized. However, this does not apply to the on-chip oscillator since it starts running immediately after the CM31 bit in the CM3 register is set to 1.

To switch the base clock source from the PLL clock to a low speed clock, use the MOV.L or OR.L instruction to set the BCS bit in the CCR register to 1.

Program example in assembly language
 OR.L #80h, 0004h

 Program example in C language asm("OR.L #80h, 0004h");

7.9.2.1 Stop Mode

• To exit stop mode using a reset, apply a low signal to the RESET pin until the main clock oscillation stabilizes.

7.9.2.2 Suggestions for Power Saving

The following are suggestions to reduce power consumption when programming or designing systems.

• I/O pins:

If inputs are floating, both transistors may be conducting. Set unassigned pins to input mode and connect each of them to VSS via a resistor, or set them to output mode and leave them open.

· A/D converter:

When not performing the A/D conversion, set the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). To perform the A/D conversion, set the VCUT bit to 1 (VREF connected) and wait at least 1 µs before starting conversion.

• D/A converter:

When not performing the D/A conversion, set the DAiE bit in the DACON register (i = 0, 1) to 0 (output disabled) and the DAi register to 00h.

Peripheral clock stop:

When entering wait mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop the peripheral clock source. However, this setting does not stop the fC32.

R32C/152 Group 8. Bus

8. Bus

This MCU has a fast bus (CPU bus) and a slow bus (peripheral bus). Figure 8.1 shows a block diagram of the bus.




Figure 8.1 Bus Block Diagram

8.1 Bus Setting

The bus setting is controlled by the PBC register.

Table 8.1 lists the bus setting and its source.

Table 8.1 Bus Setting and Source

Bus Setting	Source
Internal SFR bus timing	PBC register

R32C/152 Group 8. Bus

8.2 Peripheral Bus Timing Setting

The 16-/32-bit wide peripheral bus operates at a frequency up to 32 MHz (the theoretical value and the maximum frequency of each product group are as defined by f(BCLK) in 29. "Electrical Characteristics"). The timing adjustment and bus-width conversion with the faster, 64-bit wide CPU bus are controlled in the bus interface unit (BIU).

Figure 8.2 shows the PBC register which determines the peripheral bus timing.




Figure 8.2 PBC Register

9. Protection

This function protects important registers from being easily overwritten when a program goes out of control. Registers used to protect other registers from being rewritten are as follows: PRCR, PRCR2 to PRCR4, and PRR.

9.1 Protect Register (PRCR Register)

Figure 9.1 shows the PRCR register. Registers protected by bits in the PRCR register are listed in Table 9.1.

Table 9.1 Registers Protected by the PRCR Register

Bit	Protected Registers
PRC0	CM0, CM1, CM2, and PM3
PRC1	PM0, PM2, INVC0, INVC1, and IOBC
PRC2	PLC0, PLC1, PD9, and P9_iS (i = 0 to 7)

The PRC2 bit becomes 0 (write disabled) when a write operation is performed in any other address after this bit is set to 1 (write enabled). Set the PRC2 bit to 1 just before rewriting registers PD9, P9_iS, PLC0, and PLC1 (i = 0 to 7). No interrupt handling or DMA transfers should be inserted between these two instructions. Bits PRC1 and PRC0 do not become 0 even if a write operation is performed in any other address. These bits should be set to 0 by a program.




Figure 9.1 PRCR Register

9.2 Protect Register 2 (PRCR2 Register)

Figure 9.2 shows the PRCR2 register which protects the CM3 register only.




Figure 9.2 PRCR2 Register

9.3 Protect Register 3 (PRCR3 Register)

Figure 9.3 shows the PRCR3 register. Registers protected by the bits in the PRCR3 register are listed in Table 9.2.

Table 9.2 Registers Protected by the PRCR3 Register (i = 0 to 7)

Bit	Protected Registers	
PRC30	PD3, P3_iS, PD7, P7_iS, PD8, and P8_iS	
PRC31	VRCR, LVDC, and DVCR	




Figure 9.3 PRCR3 Register

9.4 Protect Register 4 (PRCR4 Register)

Figure 9.4 shows the PRCR4 register. Registers protected by the bits in the PRCR4 register are listed in Table 9.3.

Table 9.3 Registers Protected by the PRCR4 Register

Bit	Protected Registers	
PRC40	WDTS	
PRC41	E2FM	




Figure 9.4 PRCR4 Register

9.5 Protect Release Register (PRR Register)

Figure 9.5 shows the PRR register. Registers protected by the PRR register are as follows: CCR, FMCR, PBC, and FEBC.

To write to the registers above, the PRR register should be set to AAh (write enabled). Otherwise, the PRR register should be set to any value other than AAh to protect the above registers from unexpected write accesses.




Figure 9.5 PRR Register

10.Interrupts

10.1 Interrupt Types

Figure 10.1 shows the types of interrupts.




Figure 10.1 Interrupts

Interrupts are also classified into maskable/non-maskable.

(1) Maskable Interrupts

Maskable interrupts <u>can be disabled</u> by the interrupt enable flag (I flag). The priority can be configured by assigning an interrupt request level.

(2) Non-maskable Interrupts

Maskable interrupts <u>cannot be disabled</u> by the interrupt enable flag (I flag). The interrupt priority cannot be configured.

10.2 Software Interrupts

Software interrupts are non-maskable. A software interrupt occurs by executing an instruction. There are five types of software interrupts shown below.

(1) Undefined Instruction Interrupt

This interrupt occurs when the UND instruction is executed.

(2) Overflow Interrupt

This interrupt occurs when the INTO instruction is executed while the O flag is 1. The following instructions may change the O flag to 1, depending on the operation result:

ABS, ADC, ADCF, ADD, ADDF, ADSF, CMP, CMPF, CNVIF, DIV, DIVF, DIVU, DIVX, EDIV, EDIVU, EDIVX, MUL, MULF, MULU, MULX, NEG, RMPA, ROUND, SBB, SCMPU, SHA, SUB, SUBF, SUNTIL, and SWHILE

(3) BRK Instruction Interrupt

This interrupt occurs when the BRK instruction is executed.

(4) BRK2 Instruction Interrupt

This interrupt occurs when the BRK2 instruction is executed.

This interrupt is only meant for use as a development support tool and users are not allowed to use it.

(5) INT Instruction Interrupt

This interrupt occurs when the INT instruction is executed with a selected software interrupt number from 0 to 255. Software interrupt numbers 0 to 127 are designated for peripheral interrupts. That is, the INT instruction with a software interrupt number from 0 to 127 has the same interrupt handler as that for peripheral interrupts.

The stack pointer (SP) used for this interrupt differs depending on the software interrupt numbers. For software interrupt numbers 0 to 127, when an interrupt request is accepted, the U flag is saved and set to 0 to select the interrupt stack pointer (ISP) during the interrupt sequence. The saved data of the U flag is restored upon returning from the interrupt handler. For software interrupt numbers 128 to 255, the stack pointer does not change during the interrupt sequence.

10.3 Hardware Interrupts

There are two kinds of hardware interrupts: special interrupts and peripheral interrupts. In peripheral interrupts, only one interrupt with the highest priority can be specified as a fast interrupt.

10.3.1 Special Interrupts

Special interrupts are non-maskable. There are five special interrupts shown below.

(1) NMI (Non Maskable Interrupt)

This interrupt occurs when an input signal at the $\overline{\text{NMI}}$ pin switches from high to low. Refer to 10.11 "NMI" for details.

(2) Watchdog Timer Interrupt

The watchdog timer generates this interrupt. Refer to 11. "Watchdog Timer" for details.

(3) Oscillator Stop Detection Interrupt

This interrupt occurs when the MCU detects a main clock oscillator stop. Refer to 7.2 "Oscillator Stop Detection" for details.

(4) Low Voltage Detection Interrupt

This interrupt occurs when a low voltage input to VCC is detected by the voltage detector. Refer to 6.2 "Low Voltage Detector" for details.

(5) Single-step Interrupt

This interrupt is only meant for use as a development support tool and users are not allowed to use it.

10.3.2 Peripheral Interrupts

Peripheral interrupts occur when an interrupt request from a peripheral in the MCU is accepted. They share the interrupt vector with software interrupt numbers 0 to 127 for the INT instruction. Peripheral interrupts are maskable.

Refer to Tables 10.2 to 10.5 for details on the interrupt sources. Refer to the relevant descriptions for details on each function.

10.4 Fast Interrupt

A fast interrupt enables the CPU to accelerate interrupt response. In peripheral interrupts, only one interrupt with the highest priority can be specified as the fast interrupt.

Use the following procedure to enable a fast interrupt:

- (1) Set the both FSIT bit in registers RIPL1 and RIPL2 to 1 (interrupt request level 7 available for fast interrupt).
- (2) Set the both DMAII bit in registers RIPL1 and RIPL2 to 0 (interrupt request level 7 available for interrupts).
- (3) Set the start address of the fast interrupt handler to the VCT register.

Under the conditions above, bits ILVL2 to ILVL0 in the interrupt control register should be set to 111b (level 7) to enable the fast interrupt. No other interrupts should be set to interrupt request level 7.

When the fast interrupt is accepted, the flag register (FLG) and program counter (PC) are saved to the save flag register (SVF) and save PC register (SVP), respectively. The program is executed from the address indicated by the VCT register.

To return from the fast interrupt handler, the FREIT instruction should be executed. The values saved into registers SVF and SVP are restored to the FLG register and PC, respectively.

10.5 Interrupt Vectors

Each interrupt vector has a 4-byte memory space, in which the start address of the associated interrupt handler is stored. When an interrupt request is accepted, a jump to the address set in the interrupt vector takes place. Figure 10.2 shows an interrupt vector.




Figure 10.2 Interrupt Vector

10.5.1 Fixed Vector Table

The fixed vector table is allocated in addresses FFFFFDCh to FFFFFFFh. Table 10.1 lists the fixed vector table.

Table 10.1 Fixed Vector Table

Interrupt Source	Vector Addresses (Address (L) to Address (H))	Remarks	Reference
Undefined instruction	FFFFFDCh to FFFFFDFh	Interrupt by the UND instruction	R32C/100 Series Software Manual
Overflow	FFFFFE0h to FFFFFE3h	Interrupt by the INTO instruction	
BRK instruction	FFFFFFE4h to FFFFFE7h	If address FFFFFE7h is FFh, a jump to the interrupt vector of software interrupt number 0 in the relocatable vector table takes place	
_	FFFFFE8h to FFFFFEBh	Reserved	
_	FFFFFECh to FFFFFEFh	Reserved	
Watchdog timer Oscillator stop detection Low voltage detection	FFFFFFF0h to FFFFFFF3h	These addresses are shared by the watchdog timer interrupt, oscillator stop detection interrupt, and low voltage detection interrupt	11. "Watchdog Timer"7. "Clock Generator"6.2 "Low Voltage Detector"
_	FFFFFFF4h to FFFFFF7h	Reserved	
NMI	FFFFFFF8h to FFFFFFBh	External interrupt by the NMI pin	
Reset	FFFFFFFCh to FFFFFFFh		5. "Resets"

10.5.2 Relocatable Vector Table

The relocatable vector table occupies a 1024-byte memory space from the start address set in the INTB register. Tables 10.2 to 10.5 list the relocatable vector table entries.

An address in a multiple of 4 should be set in the INTB register for a faster interrupt sequence.

Table 10.2 Relocatable Vector Table (1/4)

Interrupt Source	Vector Table Relative Addresses	Interrunt	Reference
·	(Address (L) to Address (H)) (1)	Number	
BRK instruction (2)	+0 to +3 (0000h to 0003h)	0	R32C/100 Series
			Software Manual
Reserved	+4 to +7 (0004h to 0007h)	1	
Reserved	+8 to +11 (0008h to 000Bh)	2	17. "Serial
Reserved	+12 to +15 (000Ch to 000Fh)	3	Interface"
Reserved	+16 to +19 (0010h to 0013h)	4	(Reserved)
Reserved	+20 to +23 (0014h to 0017h)	5	
Reserved	+24 to +27 (0018h to 001Bh)	6	
Reserved	+28 to +31 (001Ch to 001Fh)	7	
DMA0 transfer complete	+32 to +35 (0020h to 0023h)	8	12. "DMAC"
DMA1 transfer complete	+36 to +39 (0024h to 0027h)	9	
DMA2 transfer complete	+40 to +43 (0028h to 002Bh)	10	
DMA3 transfer complete	+44 to +47 (002Ch to 002Fh)	11	
Timer A0	+48 to +51 (0030h to 0033h)	12	15.1 "Timer A"
Timer A1	+52 to +55 (0034h to 0037h)	13	
Timer A2	+56 to +59 (0038h to 003Bh)	14	
Timer A3	+60 to +63 (003Ch to 003Fh)	15	
Timer A4	+64 to +67 (0040h to 0043h)	16	
UART0 transmission, NACK ⁽³⁾	+68 to +71 (0044h to 0047h)	17	17. "Serial
UART0 reception, ACK (3)	+72 to +75 (0048h to 004Bh)	18	Interface"
UART1 transmission, NACK (3)	+76 to +79 (004Ch to 004Fh)	19	
UART1 reception, ACK (3)	+80 to +83 (0050h to 0053h)	20	
Timer B0	+84 to +87 (0054h to 0057h)	21	15.2 "Timer B"
Timer B1	+88 to +91 (0058h to 005Bh)	22	
Timer B2	+92 to +95 (005Ch to 005Fh)	23	
Timer B3	+96 to +99 (0060h to 0063h)	24	
Timer B4	+100 to +103 (0064h to 0067h)	25	
INT5	+104 to +107 (0068h to 006Bh)	26	10.10 "External
INT4	+108 to +111 (006Ch to 006Fh)	27	Interrupt"
INT3	+112 to +115 (0070h to 0073h)	28	
INT2	+116 to +119 (0074h to 0077h)	29	
INT1	+120 to +123 (0078h to 007Bh)	30	
INT0	+124 to +127 (007Ch to 007Fh)	31	
Timer B5	+128 to +131 (0080h to 0083h)	32	15.2 "Timer B"

- 1. Each entry is relative to the base address in the INTB register.
- 2. Interrupts from this source cannot be disabled by the I flag.
- 3. In I²C mode, interrupts are generated by NACK, ACK, or detection of a START condition/STOP condition.

Table 10.3 Relocatable Vector Table (2/4)

	Vester Table Deletive Addresses	Software	
Interrupt Source	Vector Table Relative Addresses	Interrupt	Reference
·	(Address (L) to Address (H)) (1)	Number	
UART2 transmission, NACK (2)	+132 to +135 (0084h to 0087h)	33	17. "Serial
UART2 reception, ACK (2)	+136 to +139 (0088h to 008Bh)	34	Interface"
Reserved	+140 to +143 (008Ch to 008Fh)	35	
Reserved	+144 to +147 (0090h to 0093h)	36	
Reserved	+148 to +151 (0094h to 0097h)	37	
Reserved	+152 to +155 (0098h to 009Bh)	38	
START condition detection or STOP	+156 to +159 (009Ch to 009Fh)	39	
condition detection (UART2) (2)			
START condition detection or STOP	+160 to +163 (00A0h to 00A3h)	40	
condition detection (UART0) (2)			
START condition detection or STOP	+164 to +167 (00A4h to 00A7h)	41	
condition detection (UART1) (2)			
A/D0	+168 to +171 (00A8h to 00ABh)	42	18. "A/D Converter"
Key input	+172 to +175 (00ACh to 00AFh)	43	10.12 "Key Input
			Interrupt"
Intelligent I/O interrupt 0	+176 to +179 (00B0h to 00B3h)	44	10.13 "Intelligent I/O
Intelligent I/O interrupt 1	+180 to +183 (00B4h to 00B7h)	45	Interrupt",
Intelligent I/O interrupt 2	+184 to +187 (00B8h to 00BBh)	46	22. "Intelligent I/O"
Intelligent I/O interrupt 3	+188 to +191 (00BCh to 00BFh)	47	
Intelligent I/O interrupt 4	+192 to +195 (00C0h to 00C3h)	48	
Intelligent I/O interrupt 5	+196 to +199 (00C4h to 00C7h)	49	
Intelligent I/O interrupt 6	+200 to +203 (00C8h to 00CBh)	50	
Intelligent I/O interrupt 7	+204 to +207 (00CCh to 00CFh)	51	
Intelligent I/O interrupt 8	+208 to +211 (00D0h to 00D3h)	52	
Intelligent I/O interrupt 9	+212 to +215 (00D4h to 00D7h)	53	
Intelligent I/O interrupt 10	+216 to +219 (00D8h to 00DBh)	54	
Intelligent I/O interrupt 11	+220 to +223 (00DCh to 00DFh)	55	
Reserved	+224 to +227 (00E0h to 00E3h)	56	
Reserved	+228 to +231 (00E4h to 00E7h)	57	
CAN0 wakeup	+232 to +235 (00E8h to 00EBh)	58	25. "CAN Module"
CAN1 wakeup	+236 to +239 (00ECh to 00EFh)	59	
CAN2 wakeup	+240 to +243 (00F0h to 00F3h)	60	
Reserved	+244 to +247 (00F4h to 00F7h)	61	
LIN0 Low detection	+248 to +251 (00F8h to 00FBh)	62	24. "LIN Module"
LIN1 Low detection	+252 to +255 (00FCh to 00FFh)	63	

- 1. Each entry is relative to the base address in the INTB register.
- 2. In I²C mode, interrupts are generated by NACK, ACK, or detection of a START condition/STOP condition.

Table 10.4 Relocatable Vector Table (3/4) (1)

	Vector Table Relative Addresses	Software	
Interrupt Source	(Address (L) to Address (H)) (2)	Interrupt	Reference
	(Address (L) to Address (H)) (2)	Number	
Serial bus interface 0	+256 to +259 (0100h to 0103h)	64	23. "Serial Bus
Serial bus interface 1	+260 to +263 (0104h to 0107h)	65	Interface"
Serial bus interface 2	+264 to +267 (0108h to 010Bh)	66	
Reserved	+268 to +271 (010Ch to 010Fh)	67	
Reserved	+272 to +275 (0110h to 0113h)	68	
Reserved	+276 to +279 (0114h to 0117h)	69	
Reserved	+280 to +283 (0118h to 011Bh)	70	
Reserved	+284 to +287 (011Ch to 011Fh)	71	1
Reserved	+288 to +291 (0120h to 0123h)	72	
Reserved	+292 to +295 (0124h to 0127h)	73	1
Reserved	+296 to +299 (0128h to 012Bh)	74	1
Reserved	+300 to +303 (012Ch to 012Fh)	75	1
Reserved	+304 to +307 (0130h to 0133h)	76	
Reserved	+308 to +311 (0134h to 0137h)	77	1
Reserved	+312 to +315 (0138h to 013Bh)	78	1
Reserved	+316 to +319 (013Ch to 013Fh)	79	1
CAN0 transmit FIFO	+320 to +323 (0140h to 0143h)	80	25. "CAN Module"
CAN0 receive FIFO	+324 to +327 (0144h to 0147h)	81	1
CAN1 transmit FIFO	+328 to +331 (0148h to 014Bh)	82	1
CAN1 receive FIFO	+332 to +335 (014Ch to 014Fh)	83	1
CAN2 transmit FIFO	+336 to +339 (0150h to 0153h)	84	1
CAN2 receive FIFO	+340 to +343 (0154h to 0157h)	85	1
Reserved	+344 to +347 (0158h to 015Bh)	86	1
Reserved	+348 to +351 (015Ch to 015Fh)	87	1
E ² dataFlash	+352 to +355 (0160h to 0163h)	88	28. "E2PROM
			Emulation Data
			Flash"
Reserved	+356 to +359 (0164h to 0167h)	89	
Reserved	+360 to +363 (0168h to 016Bh)	90	
Reserved	+364 to +367 (016Ch to 016Fh)	91	
Reserved	+368 to +371 (0170h to 0173h)	92	
INT8	+372 to +375 (0174h to 0177h)	93	10.10 "External
INT7	+376 to +379 (0178h to 017Bh)	94	Interrupt"
INT6	+380 to +383 (017Ch to 017Fh)	95	1

- 1. Entries in this table cannot be used to exit wait mode or stop mode.
- 2. Each entry is relative to the base address in the INTB register.

Table 10.5 Relocatable Vector Table (4/4) (1)

Interrupt Source	Vector Table Relative Addresses	Software	
		Interrupt	Reference
•	(Address (L) to Address (H)) (2)	Number	
CAN0 transmission	+384 to +387 (0180h to 0183h)	96	25. "CAN Module"
CAN0 reception	+388 to +391 (0184h to 0187h)	97	
CAN0 error	+392 to +395 (0188h to 018Bh)	98	
CAN1 transmission	+396 to +399 (018Ch to 018Fh)	99	
CAN1 reception	+400 to +403 (0190h to 0193h)	100	_
CAN1 error	+404 to +407 (0194h to 0197h)	101	
CAN2 transmission	+408 to +411 (0198h to 019Bh)	102	_
CAN2 reception	+412 to +415 (019Ch to 019Fh)	103	
CAN2 error	+416 to +419 (01A0h to 01A3h)	104	_
Reserved	+420 to +423 (01A4h to 01A7h)	105	
Reserved	+424 to +427 (01A8h to 01ABh)	106	_
Reserved	+428 to +431 (01ACh to 01AFh)	107	
Reserved	+432 to +435 (01B0h to 01B3h)	108	
Reserved	+436 to +439 (01B4h to 01B7h)	109	
Reserved	+440 to +443 (01B8h to 01BBh)	110	
Reserved	+444 to +447 (01BCh to 01BFh)	111	_
Reserved	+448 to +451 (01C0h to 01C3h)	112	
Reserved	+452 to +455 (01C4h to 01C7h)	113	
Reserved	+456 to +459 (01C8h to 01CBh)	114	
Reserved	+460 to +463 (01CCh to 01CFh)	115	
LINO_0	+464 to +467 (01D0h to 01D3h)	116	24. "LIN Module"
LIN0_1	+468 to +471 (01D4h to 01D7h)	117	
LIN0_2	+472 to +475 (01D8h to 01DBh)	118	_
LIN0_3	+476 to +479 (01DCh to 01DFh)	119	
LIN1_0	+480 to +483 (01E0h to 01E3h)	120	
LIN1_1	+484 to +487 (01E4h to 01E7h)	121	_
LIN1_2	+488 to +491 (01E8h to 01EBh)	122	
LIN1_3	+492 to +495 (01ECh to 01EFh)	123	
UART3 transmission	+496 to +499 (01F0h to 01F3h)	124	17. "Serial Interface"
UART3 reception	+500 to +503 (01F4h to 01F7h)	125	
UART4 transmission	+504 to +507 (01F8h to 01FBh)	126	
UART4 reception	+508 to +511 (01FCh to 01FFh)	127	
INT instruction (3)	+0 to +3 (0000h to 0003h) to +1020 to +1023 (03FCh to 03FFh)	0 to 255	10.2 "Software Interrupts"

- 1. Entries in this table cannot be used to exit wait mode or stop mode.
- 2. Each entry is relative to the base address in the INTB register.
- 3. Interrupts from this source cannot be disabled by the I flag.

10.6 Interrupt Request Acceptance

Software interrupts and special interrupts are accepted whenever their interrupt request is generated. Peripheral interrupts, however, are only accepted if the conditions below are met:

- I flag is 1
- IR bit is 1
- Bits ILVL2 to ILVL0 > IPL

The I flag, IPL, IR bit, and bits ILVL2 to ILVL0 do not affect each other. The I flag and IPL are in the FLG register. The IR bit and bits ILVL2 to ILVL0 are in the interrupt control register.

The following section describes these flag and bits.

10.6.1 I Flag and IPL

The I flag (interrupt enable flag) enables or disables maskable interrupts. When the I flag is set to 1 (enabled), all maskable interrupts are enabled; when it is set to 0 (disabled), they are disabled. The I flag becomes 0 after a reset.

The IPL (processor interrupt priority level) consists of 3 bits and indicates eight interrupt priority levels from 0 to 7. An interrupt becomes acceptable when its interrupt request level is higher than the specified IPL (bits ILVL2 to ILVL0 > IPL).

Table 10.6 lists interrupt request levels classified by the IPL.

Table 10.6 Acceptable Interrupt Request Levels and IPL

IPL			Acceptable Interrupt Request Levels	
IPL2	IPL1	IPL0	Acceptable interrupt Request Levels	
1	1	1	All maskable interrupts are disabled	
1	1	0	Level 7 only	
1	0	1	Level 6 and above	
1	0	0	Level 5 and above	
0	1	1	Level 4 and above	
0	1	0	Level 3 and above	
0	0	1	Level 2 and above	
0	0	0	Level 1 and above	

10.6.2 Interrupt Control Registers

Each peripheral interrupt is controlled by an interrupt control register.

Figures 10.3 and 10.4 show the interrupt control registers.





Figure 10.3 Interrupt Control Register (1/2)



- 1. This bit can only be set to 0 (do not set it to 1).
- 2. Set this bit to 0 (the falling edge) to set the corresponding bit in registers IFSR0 and IFSR1 to 1 (both edges).
- 3. Set the corresponding bit in registers IFSR0 and IFSR1 to 0 (one edge) to select the level sensitive.

Figure 10.4 Interrupt Control Register (2/2)

Bits ILVL2 to ILVL0

The interrupt request level is selected by setting bits ILVL2 to ILVL0. The higher the level is, the higher interrupt priority is.

When an interrupt request is generated, its request level is compared to the IPL. The interrupt is accepted only when the interrupt request level is higher than the IPL. When bits ILVL2 to ILVL0 are set to 000b, the interrupt is disabled.

IR bit

The IR bit becomes 1 (interrupt requested) when an interrupt request is generated; this bit setting is retained until the interrupt request is accepted. When the request is accepted and a jump to the corresponding interrupt vector takes place, the IR bit becomes 0 (no interrupt requested).

The IR bit can be set to 0 by a program. This bit should not be set to 1.

When rewriting the interrupt control register, no corresponding interrupt request should be generated. If there is a possibility that an interrupt request may be generated, disable the interrupt request before rewriting the register.

When enabling an interrupt immediately after changing the interrupt control register, insert NOPs between two instructions or perform a dummy read of the interrupt control register so that the interrupt enable flag (I flag) cannot become 1 (interrupt enabled) before writing to the interrupt control register is completed.

If an interrupt request is generated for the register being rewritten, the IR bit may not become 1 depending on the instruction being used. If it matters, use one of the following instructions to rewrite the register:

- AND
- OR
- BCLR
- BSET


If the AND or BCLR instruction is used to set the IR bit to 0, the IR bit may not become 0 as these instructions cause the interrupt request to be retained during the rewrite. To prevent this from happening, rewrite the register using the MOV instruction. To set just the IR bit to 0, first temporarily store the read value to memory or a CPU internal register, then execute either the AND or BCLR instruction in the stored area. After that, write the value back to the register using the MOV instruction.

10.6.3 Wake-up IPL Setting Register

Set the wake-up IPL setting registers (registers RIPL1 and RIPL2) when using an interrupt to exit wait or stop mode, or using the fast interrupt.

Refer to 7.7.2 "Wait Mode", 7.7.3 "Stop Mode", or 10.4 "Fast Interrupt" for details.

Figure 10.5 shows registers RIPL1 and RIPL2.



- 1. Registers RIPL1 and RIPL2 should be set with the same values.
- 2. The MCU exits wait mode or stop mode when the request level of the requested interrupt is higher than the level selected using bits RLVL2 to RLVL0. Set these bits to the same value as the IPL in the FLG register.
- 3. When the FSIT bit is 1, an interrupt with interrupt request level 7 becomes the fast interrupt. In this case, set the interrupt request level to level 7 with only one interrupt.
- 4. Set either the FSIT or DMAII bit to 1. The fast interrupt and DMAC II cannot be used simultaneously.
- 5. Set bits ILVL2 to ILVL0 in the interrupt control register after the DMAII bit is set. DMA II transfer is not affected by the I flag or IPL.

Figure 10.5 Registers RIPL1 and RIPL2

10.6.4 Interrupt Sequence

An interrupt sequence is performed from when an interrupt request has been accepted until the interrupt handler starts.

When an interrupt request is generated while an instruction is being executed, the requested interrupt is evaluated in the priority resolver after the current instruction is completed, and the interrupt sequence starts from the next cycle.

However, for instructions RMPA, SCMPU, SIN, SMOVB, SMOVF, SMOVU, SOUT, SSTR, SUNTIL, and SWHILE, when an interrupt request is generated while an instruction is being executed, the current instruction is suspended, and the interrupt sequence starts.

The interrupt sequence is as follows:

- (1) The CPU acknowledges the interrupt request to obtain the interrupt information (the interrupt number, and the interrupt request level) from the interrupt controller. Then the corresponding IR bit becomes 0 (no interrupt requested).
- (2) The FLG register value before the interrupt sequence is stored to a temporary register in the CPU. The temporary register is inaccessible to users.
- (3) The following bits in the FLG register become 0:
 - The I flag (interrupt enable flag): interrupt disabled
 - The D flag (debug flag): single-step interrupt disabled
 - The U flag (stack pointer select flag): ISP selected
- (4) The temporary register value in the CPU is saved to the stack, or to the SVF register in case of the fast interrupt.
- (5) The PC value is saved to the stack, or to the SVP register in case of the fast interrupt.
- (6) The interrupt request level for the accepted interrupt is set in the IPL (processor interrupt priority level).
- (7) The corresponding interrupt vector is read from the interrupt vector table.
- (8) This interrupt vector is stored into the PC.

After the interrupt sequence is completed, an instruction is executed from the start address of the interrupt handler.

10.6.5 Interrupt Response Time

The interrupt response time, as shown in Figure 10.6, consists of two non-overlapping time segments: (a) the period from when an interrupt request is generated until the instruction being executed is completed; and (b) the period required for the interrupt sequence.




Figure 10.6 Interrupt Response Time

Period (a) varies depending on the instruction being executed. Instructions, such as LDCTX and STCTX in which registers are sequentially saved into or restored from the stack, require the longest time. For example, the STCTX instruction requires at least 30 cycles for 10 registers to be saved. It requires more time if the WAIT instruction is in the stack.

Period (b) is listed in Table 10.7.

Table 10.7 Interrupt Sequence Execution Time (1)

Interrupt	Execution Time in Terms of CPU Clock
Peripherals	13 + α cycles ⁽²⁾
INT instruction	11 cycles
NMI	10 cycles
Watchdog timer	
Oscillator stop detection	11 cycles
Low voltage detection	
Undefined instruction	12 cycles
Overflow	12 cycles
BRK instruction (relocatable vector table)	16 cycles
BRK instruction (fixed vector table)	19 cycles
BRK2 instruction	19 cycles
Fast interrupt	11 cycles

- 1. These are the values when the interrupt vectors are aligned to the addresses in multiples of 4 in the internal ROM. However, the condition does not apply to the fast interrupt.
- 2. α is the number of waits to access SFRs minus 2.

10.6.6 IPL after Accepting an Interrupt Request

When a peripheral interrupt request is accepted, the interrupt request level is set in the IPL (processor interrupt priority level).

Software interrupts and special interrupts have no interrupt request level. When these interrupt requests are accepted, the value listed in Table 10.8 is set in the IPL as the interrupt request level.

Table 10.8 Interrupts without Interrupt Request Level and IPL

Interrupt Sources without Interrupt Request Level	IPL Value to be Set
NMI, watchdog timer, oscillator stop detection, low voltage detection	7
Reset	0
Software	Unchanged

10.6.7 Register Saving

In the interrupt sequence, the FLG register and PC values are saved to the stack, in that order. Figure 10.7 shows the stack status before and after an interrupt request is accepted.

In the fast interrupt sequence, the FLG register and PC values are saved to registers SVF and SVP, respectively.

If there are any other registers to be saved to the stack, save them at the beginning of the interrupt handler. A single PUSHM instruction saves all registers except the frame base register (FB) and stack pointer (SP).




Figure 10.7 Stack Before and After an Interrupt Request is Accepted

10.7 Register Restoring from Interrupt Handler

When the REIT instruction is executed at the end of the interrupt handler, the FLG register and PC values, which are saved in the stack, are restored, and the program resumes the operation that was interrupted. In the fast interrupt, execute the FREIT instruction to restore them from the save registers, instead.

To restore the register values which are saved by software in the interrupt handler, use an instruction such as POPM before the REIT or FREIT instruction.

If the register bank is switched in the interrupt handler, the bank is automatically switched back to the original register bank by the REIT or FREIT instruction.

10.8 Interrupt Priority

If two or more interrupt requests are detected at an interrupt request sampling point, the interrupt request with higher priority is accepted.

For maskable interrupts (peripheral interrupts), the interrupt request level select bits (bits ILVL2 to ILVL0) select a request level. If two or more interrupt requests have the same request level, the interrupt with higher priority, predetermined by hardware, is accepted.

The priorities of the reset and special interrupts, such as the watchdog timer interrupt, are determined by the hardware. Note that the reset has the highest priority. The following is the priority order determined by the hardware:

 $Watchdog\ timer$ $Reset > Oscillator\ stop\ detection > NMI > Peripherals$ $Low\ voltage\ detection$

Software interrupts are not governed by priority. A jump to the interrupt handler takes place whenever the relevant instruction is executed.

10.9 Priority Resolver

The priority resolver selects an interrupt that has the highest priority among requested interrupts detected at the same sampling point.

Figure 10.8 shows the priority resolver.






Figure 10.8 Priority Resolver

10.10 External Interrupt

An external interrupt occurs by an external input applied to the INTi pin (i = 0 to 8). Set the LVS bit in the INTiIC register to select whether an interrupt is triggered by the effective edge(s) (edge sensitive), or by the effective level (level sensitive) of the input signal. The polarity of the input signal is selected by setting the POL bit in the same register.

When using edge-triggered interrupts, setting the IFSR0j bit in the IFSR0 register to 1 (both edges) causes interrupt requests to be generated on both rising and falling edges of the external input applied to the $\overline{\text{INTj}}$ pin (j = 0 to 5). This also applies to setting the IFSR1n bit (n = m - 6) in the IFSR1 register to 1 (both edges) for the $\overline{\text{INTm}}$ pin (m = 6 to 8). Set the POL bit in the corresponding register to 0 (falling edge) to set the IFSR0j bit or the IFSR1n bit to 1.

When using level-triggered interrupts, set the IFSR0j or IFSR1n bit to 0 (one edge). When an effective level, which is selected by the POL bit, is detected on the $\overline{\text{INTi}}$ pin, the IR bit in the INTiIC register becomes 1. The IR bit does not become 0 even if the signal level at the $\overline{\text{INTi}}$ pin changes. This bit is set to 0 when the INTi interrupt is accepted or it is set to 0 by a program.

Figures 10.9 and 10.10 show registers IFSR0 and IFSR1, respectively.




Figure 10.9 IFSR0 Register




Figure 10.10 IFSR1 Register

The external interrupt signal has a digital filtering function for noise reduction. This function enables the interrupt controller to sample input signals with a selected clock and to pass pulses only which match the level three times sequentially.

Figures 10.11 to 10.13 show registers INTF0 to INTF2.




Figure 10.11 INTF0 Register




Figure 10.12 INTF1 Register




Figure 10.13 INTF2 Register

In the R32C/152 Group, each of the external interrupts INTO to INT7 has two assigned pins. The external interrupt input pin select register shown in Figure 10.14 selects a pin to be used for interrupt input.




Figure 10.14 INTSR Register

10.11 NMI

The NMI (non maskable interrupt) occurs when an input signal at the $\overline{\text{NMI}}$ pin switches from high to low. This non maskable interrupt is disabled after a reset. To enable this interrupt, set the PM24 bit in the PM2 register to 1 after setting the interrupt stack pointer (ISP) at the beginning of the program. The $\overline{\text{NMI}}$ pin shares a pin with port P8_5, which enables the P8_5 bit in the P8 register to indicate the input level at the $\overline{\text{NMI}}$ pin.

Note:

1. When not using the NMI, do not change the reset value of the PM24 bit in the PM2 register.

10.12 Key Input Interrupt

The key input interrupt is enabled by setting ports P10_4 to P10_7 as input ports.

The interrupt request is generated if any of the signals applied to ports P10_4 to P10_7 switch from high to low. This interrupt also functions as key wake-up to exit wait or stop mode. Figure 10.15 shows a block diagram of the key input interrupt. If any of the ports are held low, signals applied to other ports are not detected as interrupt request signals.

To use the key input interrupt, every register from P10_4S to P10_7S should be set to 00h (I/O port) and bits PD10_4 to PD10_7 should be set to 0 (input). This is the only setting available for the key input interrupt.




Figure 10.15 Key Input Interrupt Block Diagram

10.13 Intelligent I/O Interrupt

The intelligent I/O interrupt is assigned to software interrupt numbers 44 to 55.

Figure 10.16 shows a block diagram of the intelligent I/O interrupt. Figures 10.17 and 10.18 show registers IIOiIR and IIOiIE, respectively (i = 0 to 11).

To use the intelligent I/O interrupt, set the IRLT bit in the IIOiIE register to 1 (interrupt requests used for interrupt).

The intelligent I/O interrupt has multiple request sources. When an interrupt request is generated with an intelligent I/O function, the corresponding bit in the IIOiIR register becomes 1 (interrupt requested). If the corresponding bit in the IIOiIE register is 1 (interrupt enabled), the IR bit in the corresponding IIOiIC register changes to 1 (interrupt requested).

After the IR bit setting changes from 0 to 1, it remains unchanged if a bit in the IIOiIR register becomes 1 by another interrupt request source and the corresponding bit in the IIOiIE register is 1.

Bits in the IIOiIR register do not become 0 even if an interrupt is accepted. They should be set to 0 by either the AND or BCLR instruction. Note that every generated interrupt request is ignored until these bits are set to 0.

To use the intelligent I/O interrupt as a DMAC II trigger, set the IRLT bit in the IIOiIE register to 0 (interrupt requests used for DMA or DMA II) and the bit used for the interrupt source to 1 (interrupt enabled) in the IIOiIE register.





Figure 10.16 Intelligent I/O Interrupt Block Diagram (i = 0 to 11)



Notes:

- 1. When the register has any function-assigned bit, the reset value is X (undefined); otherwise, the reset value is 0.
- 2. Refer to the table below for bit symbols.
- 3. When this bit is function-assigned, it can only be set to 0. It should not be set to 1. To set it to 0, either the AND or BCLR instruction should be used; when the bit is not function-assigned (reserved), it should be set to 0.

Bit Symbols for the Intelligent I/O Interrupt Request Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IR	00A0h	_	_	_	_	_	TM13R/PO13R	TM02R/PO02R	_
IIO1IR	00A1h	_	_	_	_	_	TM14R/PO14R	TM00R/PO00R	
IIO2IR	00A2h	_	_	_	_	_	TM12R/PO12R	_	
IIO3IR	00A3h	_	_	_	_	TM27R/PO27R	TM10R/PO10R	TM03R/PO03R	
IIO4IR	00A4h	_	_	_	BT1R	TM32R/PO32R	TM17R/PO17R	TM04R/PO04R	_
IIO5IR	00A5h	_	_	_	_	TM33R/PO33R	TM21R/PO21R	TM05R/PO05R	
IIO6IR	00A6h	_	_	_	_	TM34R/PO34R	TM20R/PO20R	TM06R/PO06R	
IIO7IR	00A7h	_	_	_	BT0R	TM35R/PO35R	TM22R/PO22R	TM07R/PO07R	-
IIO8IR	00A8h	_	_	_	BT2R	TM36R/PO36R	TM23R/PO23R	TM11R/PO11R	_
IIO9IR	00A9h	_	INT6R	_	_	TM31R/PO31R	TM24R/PO24R	TM15R/PO15R	
IIO10IR	00AAh	_	INT7R	_	_	TM30R/PO30R	TM25R/PO25R	TM16R/PO16R	
IIO11IR	00ABh	_	INT8R	_	BT3R	TM37R/PO37R	TM26R/PO26R	TM01R/PO01R	


BTxR: Intelligent I/O group x base timer interrupt request (x = 0 to 3)

TMxyR: Intelligent I/O group x time measurement channel y interrupt request (x = 0 to 3; y = 0 to 7)

POxyR: Intelligent I/O group x waveform generation channel y interrupt request (x = 0 to 3; y = 0 to 7)

INTmR: INTm interrupt request (m = 6 to 8)

Figure 10.17 Registers IIO0IR to IIO11IR



ioles.

- 1. Refer to the table below for bit symbols.
- 2. To use interrupt requests for interrupt, the IRLT bit should be set to 1, then bits 1 to 4, and 6 should be set to 1.

Bit Symbols for the Intelligent I/O Interrupt Enable Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IE	00B0h	_	_	_	_	_	TM13E/PO13E	TM02E/PO02E	IRLT
IIO1IE	00B1h	_	_	_	_	_	TM14E/PO14E	TM00E/PO00E	IRLT
IIO2IE	00B2h	_	_	_	_	_	TM12E/PO12E	_	IRLT
IIO3IE	00B3h		_	-	_	TM27E/PO27E	TM10E/PO10E	TM03E/PO03E	IRLT
IIO4IE	00B4h		_		BT1E	TM32E/PO32E	TM17E/PO17E	TM04E/PO04E	IRLT
IIO5IE	00B5h	_	_		_	TM33E/PO33E	TM21E/PO21E	TM05E/PO05E	IRLT
IIO6IE	00B6h	_	_	_	_	TM34E/PO34E	TM20E/PO20E	TM06E/PO06E	IRLT
IIO7IE	00B7h		_	1	BT0E	TM35E/PO35E	TM22E/PO22E	TM07E/PO07E	IRLT
IIO8IE	00B8h		_		BT2E	TM36E/PO36E	TM23E/PO23E	TM11E/PO11E	IRLT
IIO9IE	00B9h	_	INT6E		_	TM31E/PO31E	TM24E/PO24E	TM15E/PO15E	IRLT
IIO10IE	00BAh	1	INT7E	1		TM30E/PO30E	TM25E/PO25E	TM16E/PO16E	IRLT
IIO11IE	00BBh		INT8E		BT3E	TM37E/PO37E	TM26E/PO26E	TM01E/PO01E	IRLT

BTxE: Intelligent I/O group x base timer interrupt enabled (x = 0 to 3)

TMxyE: Intelligent I/O group x time measurement channel y interrupt enabled (x = 0 to 3; y = 0 to 7)

POxyE: Intelligent I/O group x waveform generation channel y interrupt enabled (x = 0 to 3; y = 0 to 7)

INTmE: INTm interrupt enabled (m = 6 to 8)

Figure 10.18 Registers IIO0IE to IIO11IE

10.14 Notes on Interrupts

10.14.1 ISP Setting

The interrupt stack pointer (ISP) is initialized to 00000000h after a reset. Set a value to the ISP before an interrupt is accepted, otherwise the program may go out of control. A multiple of 4 should be set to the ISP, which enables faster interrupt sequence due to less memory access.

When using NMI, in particular, since this interrupt cannot be disabled, set the PM24 bit in the PM2 register to 1 (NMI enabled) after setting the ISP at the beginning of the program.

10.14.2 NMI

- NMI cannot be disabled once the PM24 bit in the PM2 register is set to 1 (NMI enabled). This bit setting should be done only when using NMI.
- When the PM24 bit in the PM2 register is 1 (NMI enabled), the P8_5 bit in the P8 register is enabled just for monitoring the NMI pin state. It is not enabled as a general port.

10.14.3 External Interrupts

- The input signal to the INTi pin requires the pulse width specified in the electrical characteristics (i = 0 to 8). If the pulse width is narrower than the specification, an external interrupt may not be accepted.
- When the effective level or edge of the INTi pin (i = 0 to 8) is changed by the following bits: bits POL, LVS in the INTiIC register, the IFSR0i bit (i = 0 to 5) in the IFSR0 register, and the IFSR1j bit (j = i 6; i = 6 to 8) in the IFSR1 register, the corresponding IR bit may become 1 (interrupt requested). When setting the above mentioned bits, preset bits ILVL2 to ILVL0 in the INTiIC register to 000b (interrupt disabled). After setting the above mentioned bits, set the corresponding IR bit to 0 (no interrupt requested), then rewrite bits ILVL2 to ILVL0.
- The interrupt input signals to pins INT6 to INT8 are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTIIC register (i = 0 to 8), IFSR0i bit (i = 0 to 5) in the IFSR0 register, and the IFSR1j bit (j = i 6; i = 6 to 8) in the IFSR1 register.

R32C/152 Group 11. Watchdog Timer

11. Watchdog Timer

The watchdog timer is used to detect program runaway. The 15-bit watchdog counter decrements with the cycle which is the peripheral bus clock frequency or on-chip oscillator clock frequency divided by the prescaler.

Select either an interrupt request or a reset with the CM06 bit in the CM0 register for when the watchdog timer underflows. Once the CM06 bit is set to 1 (reset), it cannot be changed to 0 (watchdog timer interrupt) by a program. It can be set to 0 only by a reset.

The watchdog timer has two prescalers. One is the on-chip oscillator clock divided by 1, 2, 4 or 8; the other is the peripheral bus clock divided by 16 or 128. To select the divide ratio for the former, set bits WDK3 and WDK2 in the WDK register. To select the divide ratio for the latter, set the WDC7 bit in the WDC register.

The count source for the watchdog timer is set by the PM22 bit in the PM2 register. When the peripheral bus clock is selected as the count source, the watchdog timer is stopped in wait mode, stop mode, or when the HOLD signal is driven low. It resumes counting from the value held when exiting the mode or state. When the on-chip oscillator clock is selected, the watchdog timer does not stop.

The general formula to calculate a watchdog timer period is:

For example, when the peripheral bus clock is selected as the count source and it is 1/2 of 64 MHz CPU clock and the prescaler has a divide-by-16 operation, the watchdog timer period is approximately 16.4 ms. Depending on the timing of when a value is written to the WDTS register, a marginal error of one prescaler output cycle (maximum) may occur in the watchdog timer period.

The watchdog timer is initialized when a write operation to the WDTS register is performed or when a watchdog timer interrupt request is generated. The prescaler is initialized only when the MCU is reset. After a reset, the watchdog timer starts counting automatically if the OFS area of the flash memory are preset. When the WDTON bit in the OFS area is 1, both the watchdog timer and the prescaler are stopped. They start counting when a write operation to the WDTS register is performed. When the WDTON bit is 0, both the watchdog timer and the prescaler automatically start counting after a reset.

Figure 11.1 shows a block diagram of the watchdog timer. Figures 11.2 to 11.5 show registers associated with the watchdog timer.

R32C/152 Group 11. Watchdog Timer




Figure 11.1 Watchdog Timer Block Diagram




Figure 11.2 WDC Register

R32C/152 Group 11. Watchdog Timer




Figure 11.3 WDK Register

2. Set these bits before activating the watchdog timer.





Figure 11.4 WDTS Register

R32C/152 Group 11. Watchdog Timer



Notes:

- 1. Rewrite this area by the flash programmer. It cannot be rewritten by a program.
- 2. To enable the count source protect mode, set bits WDTON and CSPM to 0. Once the watchdog timer starts, the PM22 bit in the PM2 register cannot be rewritten.
- 3. These bit settings are disabled when the WDTON bit is 1. The values set to these bits are reflected to registers WDK and PM2 when the WDTON bit is 0.

Figure 11.5 OFS Area

12. DMAC

Direct memory access (DMA) is a system that can control data transfer without using a CPU instruction. The R32C/100 Series' four channel DMA controller (DMAC) transmits 8-bit (byte), 16-bit (word), or 32-bit (long word) data in cycle-steal mode from a source address to a destination address each time a transfer request is generated.

The DMAC, which shares a data bus with the CPU, has a higher bus access priority than the CPU. This allows the DMAC to perform fast data transfer when a transfer request is generated.

Figure 12.1 shows a map of the CPU-internal registers associated with DMAC. Table 12.1 lists DMAC specifications. Figures 12.2 to 12.10 show registers associated with DMAC. Since the registers shown in Figure 12.1 are allocated in the CPU, the LDC or STC instruction should be used to write to the registers.




Figure 12.1 CPU-internal Registers for DMAC

Table 12.1 DMAC Specifications (i = 0 to 3)

lt	em	Specification			
Channels		4			
Bus request mod	le	Cycle-steal mode			
Transfer memory	spaces	From a given address in a 64-Mbyte space (00000000h to			
		01FFFFFFh and FE000000h to FFFFFFFh) to another given			
		address in the same space			
Maximum transfe	er bytes	64-Mbytes (when 32-bit data is transferred), 32-Mbytes (when 16-bit			
		data is transferred), 16-Mbytes (when 8-bit data is transferred)			
DMA request sou	urces ⁽¹⁾	Falling edge or both edges of signals applied to pins INT0 to INT3 or			
		pins INT6 to INT8			
		Interrupt requests from timers A0 to A4			
		Interrupt requests from timers B0 to B5			
		Transmit/receive interrupt requests from UART0 to UART4			
		A/D conversion interrupt requests			
		Intelligent I/O interrupt requests			
		Serial bus interface interrupt requests			
		Software trigger			
Channel priority		DMA0 > DMA1 > DMA2 > DMA3 (DMA0 has the highest priority)			
Transfer sizes		8 bits, 16 bits, or 32 bits			
Addressing mode		Incrementing addressing or non-incrementing addressing			
Transfer modes	Single transfer	Transfer is completed when the DCTi register becomes 00000000h			
	Repeat transfer	When the DCTi register becomes 00000000h, the value of the DCRi			
		register is reloaded into the DCTi register to continue the DMA			
		transfer			
DMA transfer cor	•	When the DCTi register changes from 00000001h to 00000000h			
request generation	-				
DMA transfer	Single transfer	When a DMA transfer request is generated after the DCTi register is			
start-up		set to a value other than 00000000h and bits MDi1 and MDi0 in the			
		DMDi register are set to 01b (single transfer)			
	Repeat transfer	When a DMA transfer request is generated after the DCTi register is			
		set to a value other than 00000000h and bits MDi1 and MDi0 are set			
		to 11b (repeat transfer)			
DMA transfer	Single transfer	When bits MDi1 and MDi0 are set to 00b (DMA transfer disabled)			
stop Repeat transfer		When bits MDi1 and MDi0 are set to 00b (DMA transfer disabled)			
Reload timing to DCTi, DSAi, or		When the DCTi register changes from 00000001h to 00000000h in			
DDAi register		repeat transfer mode			
Minimum DMA tr	ansfer cycles	3			
Nata.					

Note:

1. DMA transfer does not affect any interrupts.

The DMA transfer request is available by two different sources: software and hardware. More concretely, they are a write access to the DSR bit in the DMiSL2 register and an interrupt request output from a function specified in bits DSEL4 to DSEL0 in the DMiSL register, and in bits DSEL24 to DSEL20 in the DMiSL2 register (i = 0 to 3). Unlike interrupt requests, the DMA transfer request is not affected by the I flag or the interrupt control register. Therefore this request can be accepted even when interrupts are disabled. Since the DMA transfer does not affect any interrupts, either, the IR bit in the interrupt control register is not changed by the DMA transfer.




Figure 12.2 Registers DM0SL to DM3SL




Figure 12.3 Registers DM0SL2 to DM3SL2

Table 12.2 DMiSL Register Functions (i = 0 to 3)

Setting Value	DMA Request Source							
b4 b3 b2 b1 b0	DMA0 DMA1 DMA2 DMA3							
0 0 0 0 0	Select from DMiSL2 register							
0 0 0 0 1	Falling edge of INTO (1) Falling edge of INT1 (1) Falling edge of INT2 (1) Falling edge of INT3							
0 0 0 1 0	Both edges of INTO (1)	Both edges of INT1 (1)	Both edges of INT2 (1)	Both edges of INT3 (1)				
0 0 0 1 1	Timer A0 interrupt reque	st						
0 0 1 0 0	Timer A1 interrupt reque	st						
0 0 1 0 1	Timer A2 interrupt reque	st						
0 0 1 1 0	Timer A3 interrupt reque	st						
0 0 1 1 1	Timer A4 interrupt reque	st						
0 1 0 0 0	Timer B0 interrupt reque	st						
0 1 0 0 1	Timer B1 interrupt reque	st						
0 1 0 1 0	Timer B2 interrupt reque	st						
0 1 0 1 1	Timer B3 interrupt reque	st						
0 1 1 0 0	Timer B4 interrupt reque	st						
0 1 1 0 1	Timer B5 interrupt reque	st						
0 1 1 1 0	UART0 transmit interrup							
0 1 1 1 1	UART0 receive interrupt	request or ACK interrupt	request (2)					
1 0 0 0 0	UART1 transmit interrup		<u> </u>					
1 0 0 0 1		UART1 receive interrupt request or ACK interrupt request (2)						
1 0 0 1 0		UART2 transmit interrupt request						
1 0 0 1 1	UART2 receive interrupt		request (2)					
1 0 1 0 0	Reserved							
1 0 1 0 1	Reserved							
1 0 1 1 0	Reserved							
1 0 1 1 1	Reserved							
1 1 0 0 0	A/D0 interrupt request							
	Intelligent I/O	Intelligent I/O	Intelligent I/O	Intelligent I/O				
1 1 0 0 1	interrupt 0 request	interrupt 7 request	interrupt 2 request	interrupt 9 request				
4 4 0 4 0	Intelligent I/O	Intelligent I/O	Intelligent I/O	Intelligent I/O				
1 1 0 1 0	interrupt 1 request	interrupt 8 request	interrupt 3 request	interrupt 10 request				
1 1 0 1 1	Intelligent I/O	Intelligent I/O	Intelligent I/O	Intelligent I/O				
	interrupt 2 request	interrupt 9 request	interrupt 4 request	interrupt 11 request				
1 1 1 0 0	Intelligent I/O	Intelligent I/O	Intelligent I/O	Intelligent I/O				
	interrupt 3 request	interrupt 10 request	interrupt 5 request	interrupt 0 request				
1 1 1 0 1	Intelligent I/O	Intelligent I/O	Intelligent I/O	Intelligent I/O				
	interrupt 4 request	interrupt 11 request	interrupt 6 request	interrupt 1 request				
1 1 1 1 0	Intelligent I/O	Intelligent I/O	Intelligent I/O	Intelligent I/O				
	interrupt 5 request	interrupt 0 request	interrupt 7 request	interrupt 2 request				
1 1 1 1 1	Intelligent I/O	Intelligent I/O	Intelligent I/O	Intelligent I/O				
	interrupt 6 request	interrupt 1 request	interrupt 8 request	interrupt 3 request				

Notes:

- 1. The falling edge and both edges of signals applied to the INTi pin become the DMA request sources (i = 0 to 3). These request sources are not affected by external interrupts (the IFSR0 register and bits POL and LVS in the INTilC register), and vice versa.
- 2. Registers UiSMR and UiSMR2 are used to switch between the UARTi receive interrupt and ACK interrupt (i = 0 to 2).

Table 12.3 DMiSL2 Register Functions (i = 0 to 3)

Setting Value	DMA Request Source							
b4 b3 b2 b1 b0	DMA0 DMA1 DMA2 DMA3							
0 0 0 0 0	Software trigger							
0 0 0 0 1	Falling edge of INT6 (1)	Falling edge of INT7 (1)	Falling edge of INT8 (1)	Reserved				
0 0 0 1 0	Both edges of INT6 (1)	Both edges of INT7 (1)	Both edges of INT8 (1)	Reserved				
0 0 0 1 1	Reserved			l				
0 0 1 0 0	Serial bus interface 0 int	errupt request						
0 0 1 0 1	Serial bus interface 1 int	errupt request						
0 0 1 1 0	Reserved							
0 0 1 1 1	Reserved							
0 1 0 0 0	Serial bus interface 2 int	errupt request						
0 1 0 0 1	Reserved							
0 1 0 1 0	Reserved							
0 1 0 1 1	Reserved							
0 1 1 0 0	Reserved							
0 1 1 0 1	Reserved							
0 1 1 1 0	Reserved							
0 1 1 1 1	Reserved							
1 0 0 0 0	Reserved							
1 0 0 0 1	Reserved							
1 0 0 1 0	Reserved							
1 0 0 1 1	Reserved							
1 0 1 0 0	Reserved							
1 0 1 0 1	Reserved							
1 0 1 1 0	Reserved							
1 0 1 1 1	Reserved							
1 1 0 0 0	UART3 transmit interrup	Territoria de la companya de la comp						
1 1 0 0 1	UART3 receive interrupt							
1 1 0 1 0	I	UART4 transmit interrupt request						
1 1 0 1 1	•	UART4 receive interrupt request						
1 1 1 0 0	Reserved							
1 1 1 0 1	Reserved							
1 1 1 1 0	Reserved	Reserved						
1 1 1 1 1	Reserved							

Note:

 The falling edge and both edges of signals applied to the INTi pin become the DMA request sources (i = 6 to 8). These request sources are not affected by external interrupts (the IFSR1 register and bits POL and LVS in the INTiIC register), and vice versa.




Figure 12.4 Registers DMD0 to DMD3




Figure 12.5 Registers DCT0 to DCT3




Figure 12.6 Registers DCR0 to DCR3




Figure 12.7 Registers DSA0 to DSA3




Figure 12.8 Registers DSR0 to DSR3




Figure 12.9 Registers DDA0 to DDA3




Figure 12.10 Registers DDR0 to DDR3

12.1 Transfer Cycle

The transfer cycle is composed of bus cycles to read data from (source read) or to write data to (destination write) memory or an SFR.

The read and write bus cycles vary with the setting of registers DSAi and DDAi, the width and timing of the data bus connected to the relevant device (i = 0 to 3).

12.1.1 Effect of Transfer Address and Data Bus Width

Table 12.4 lists the incremental bus cycles caused by transfer address alignment or data bus width.

Table 12.4 Incremental Bus Cycles Caused by Transfer Address and Data Bus Width

Transfer Data	Data Bus	Transfer	Bus Cycles to be	Bus Cycles Generated
Unit	Width	Address	Incremented	Bus Cycles Cenerated
8-bit transfer	8 to 64 bits	n	0	[n]
	8 bits	n	+1	[n] - [n + 1]
	16 bits	2n	0	[2n]
	10 013	2n + 1	+1	[2n + 1] - [2n + 2]
		4n	0	[4n]
	32 bits	4n + 1	0	[4n + 1]
	32 DIIS	4n + 2	0	[4n + 2]
		4n + 3	+1	[4n + 3] - [4n + 4]
16-bit transfer		8n	0	[8n]
		8n + 1	0	[8n + 1]
		8n + 2	0	[8n + 2]
	64 hita	8n + 3	0	[8n + 3]
	64 bits	8n + 4	0	[8n + 4]
		8n + 5	0	[8n + 5]
		8n + 6	0	[8n + 6]
		8n + 7	+1	[8n + 7] - [8n + 8]
	8 bits	n	+3	[n] - [n + 1] - [n + 2] - [n + 3]
		4n	+1	[4n] - [4n + 2]
	10 hita	4n + 1	+2	[4n + 1] - [4n + 2] - [4n + 4]
	16 bits	4n + 2	+1	[4n + 2] - [4n + 4]
		4n + 3	+2	[4n + 3] - [4n + 4] - [4n + 6]
		4n	0	[4n]
	20 hita	4n + 1	+1	[4n + 1] - [4n + 4]
	32 bits	4n + 2	+1	[4n + 2] - [4n + 4]
32-bit transfer		4n + 3	+1	[4n + 3] - [4n + 4]
		8n	0	[8n]
		8n + 1	0	[8n + 1]
		8n + 2	0	[8n + 2]
	64 hita	8n + 3	0	[8n + 3]
	64 bits	8n + 4	0	[8n + 4]
		8n + 5	+1	[8n + 5] - [8n + 8]
		8n + 6	+1	[8n + 6] - [8n + 8]
		8n + 7	+1	[8n + 7] - [8n + 8]

12.1.2 Effect of Bus Timing

In the R32C/100 Series, a separate bus is connected to each device. The bus width and bus timing vary with each device. Table 12.5 lists the bus width and access cycles for each device.

Table 12.5 Bus Width and Bus Cycles

Device	Addresses (1)	Bus Width	Access Cycles (2)	Reference Clock
Flash memory	FFE00000h to FFFFFFFh	64-bit	2 or 3 ⁽³⁾	CPU clock
Data flash	00060000h to 00061FFFh	64-bit	5	CPU clock
RAM	00000400h to 0003FFFFh	64-bit	1 or 2 ⁽⁴⁾	CPU clock
SFR space	00000000h to 0000001Fh	16-bit	3 (5)	Peripheral bus clock
	00000020h to 000003FFh	16-bit	2 (5)	Peripheral bus clock
SFR2 space	00040000h to 00041FFFh	16-bit	2 (5)	Peripheral bus clock
	00042000h to 00043FFFh	32-bit	2 (5)	Peripheral bus clock
	00044000h to 000440DFh	16-bit	2 (5, 6)	Peripheral bus clock
	000440E0h to 000443FFh	16-bit	3 (5, 6)	Peripheral bus clock
	00044400h to 00045FFFh	16-bit	2 (5, 6)	Peripheral bus clock
	00046000h to 000467FFh	32-bit	3 (5, 6)	Peripheral bus clock
	00046800h to 00047FFFh	32-bit	2 (5, 6)	Peripheral bus clock
	00048000h to 0004FFFFh	64-bit	2	CPU clock

Notes:

- 1. Reserved spaces are included.
- 2. Access cycles are based on each bus clock.
- 3. An access to the same page as the previous time requires two cycles. Otherwise, three cycles are required.
- 4. If write cycles are generated sequentially, each write cycle except the initial one has two access cycles. A read cycle just after a write cycle has also two access cycles.
- 5. If SFRs are sequentially accessed, each access except the initial one has one additional base clock cycle.
- 6. Up to one access cycle may be added depending on the phase of peripheral bus clock.

Figure 12.11 shows an example of source-read bus cycles in a transfer cycle. In this figure, the number of source-read bus cycles is shown under different conditions, provided that the destination address is in an internal RAM with one bus cycle of destination-write. In a real operation, the transfer cycles change according to conditions for destination-write bus cycles as well as for source-read bus cycles. To calculate a transfer cycle, respective conditions should be applied to both destination-write bus cycle and source-read bus cycle. In (B) of Figure 12.11, for example, if two bus cycles are generated, bus cycles required for the destination-write is two as well as for the source-read.




Figure 12.11 Source-read Bus Cycles in a Transfer Cycle

12.2 DMA Transfer Cycle

The DMA transfer cycles are calculated as follows:

 $\label{eq:Number of transfer cycles} \textit{Number of transfer cycles} = \textit{Source-read bus cycles} \times \textit{j} + \textit{Destination-write bus cycles} \times \textit{k} + 1$ where:

j = access cycles for read

k = access cycles for write (refer to Table 12.5)

Each bus cycle, source-read and destination-write, requires at least one cycle. In addition, more cycles may be required depending on the transfer address. Refer to Table 12.4 for details on the required bus cycles.

"+1" in the formula above means a cycle required to decrement the value of DCTi register (i = 0 to 3).

The following are calculation examples:

To transfer 32-bit data from address 400h in the RAM to address 800h in the RAM,

Number of the transfer cycles =
$$1 \times 1 + 1 \times 1 + 1$$

= 3

Thus, there are three cycles.

To transfer 16-bit data from the AD00 register at address 380h to registers P1 and P0 at addresses 3C1h and 3C0h, respectively, when the peripheral bus clock frequency is half the CPU clock,

Number of the transfer cycles =
$$1 \times 2 \times 2 + 1 \times 2 \times 2 + 1$$

= 9

Thus, there are nine cycles.

12.3 Channel Priority and DMA Transfer Timing

When multiple DMA transfer requests are generated in the same sampling period, between the falling edge of the CPU clock and the next falling edge, these requests are simultaneously input into the DMAC. Channel priority in this case is: DMA0 > DMA1 > DMA2 > DMA3.

Figure 12.12 shows an example of the DMA transfer by external source, specifically when DMA0 and DMA1 requests are simultaneously generated. The DMA0, whose request priority is higher than that of DMA1, is received first to start the transfer and then hands over the bus to the CPU after completing one DMA0 transfer. Once the CPU completes one bus access, the DMA1 transfer starts. The CPU takes the bus back from the DMA1 after one DMA1 transfer is completed.

DMA transfer requests cannot be counted. Only a single transfer is performed even when an INTi interrupt occurs more than once before the bus is granted, as shown by DMA1 in Figure 12.12.




Figure 12.12 DMA Transfer by External Source

12.4 Notes on DMAC

12.4.1 DMAC-associated Register Settings

• Set DMAC-associated registers while bits MDi1 and MDi0 in the DMDi register are 00b (DMA transfer disabled) (i = 0 to 3). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure. This procedure also applies when rewriting bits UDAi, USAi, and BWi1 and BWi0 in the DMDi register.

- When rewriting the DMAC-associated registers while DMA transfer is enabled, stop the peripherals that can be DMA triggers so that no DMA transfer request is generated, then set bits MDi1 and MDi0 in the DMDi register of the corresponding channel to 00b (DMA transfer disabled).
- Once a DMA transfer request is accepted, DMA transfer cannot be disabled even if setting bits MDi1 and MDi0 in the DMDi register to 00b (DMA transfer disabled). Do not change the settings of any DMAC-associated registers other than bits MDi1 and MDi0 until the DMA transfer is completed.
- After setting registers DMiSL and DMiSL2, wait at least six peripheral bus clocks to set bits MDi1 and MDi0 in the DMDi register to 01b (single transfer) or 11b (repeat transfer).

12.4.2 Reading DMAC-associated Registers

 Use the following read order to sequentially read registers DMiSL and DMiSL2: DM0SL, DM1SL, DM2SL, and DM3SL DM0SL2, DM1SL2, DM2SL2, and DM3SL2



13. DMAC II

DMAC II starts by an interrupt request from any peripheral and performs data transfer without a CPU instruction. Transfer sources are selectable from memory, immediate data, memory + memory, and immediate data + memory.

Table 13.1 lists specifications of DMAC II.

Table 13.1 DMAC II Specifications

Item	Specification
DMAC II request sources	Interrupt requests from the peripherals of which bits ILVL2 to ILVL0 in the corresponding interrupt control register are set to 111b (level 7)
Transfer types	 Data in memory is transferred to memory (memory-to-memory transfer) Immediate data is transferred to memory (immediate data transfer) Data in memory + data in memory are transferred to memory (calculation result transfer) Immediate data + data in memory are transferred to memory (calculation result transfer)
Transfer sizes	8 bits or 16 bits
Transfer memory spaces	From a given address in a 64-Mbyte space (00000000h to 01FFFFFh and FE000000h to FFFFFFFh) to another given address in the same space (1)
Addressing modes	 Individually selectable for each source address and destination address from the following two modes: Non-incrementing addressing: Address is held constant throughout a data transfer/DMA II transaction Incrementing addressing: Address increments by 1 (when 8-bit data is transferred) or 2 (when 16-bit data is transferred) after each data transfer
Transfer modes	 Single transfer: Only one data transfer is performed by one transfer request Burst transfer: Data transfers are continuously performed for the number of times set in the transfer counter by one transfer request Multiple transfer: Multiple memory-to-memory transfers are performed from different source addresses to different destination addresses by one transfer request
Chain transfer	Data transfer is sequentially performed by switching among multiple DMAC II indexes (transfer information)
DMA II transfer complete interrupt request	An interrupt request is generated when the transfer counter reaches 0000h

Note:

1. When the transfer size is 16 bits and the destination address is FFFFFFFh, data is transferred to FFFFFFFh and 00000000h. This also applies when the source address is FFFFFFFh.

13.1 DMAC II Settings


To use DMAC II, set the following:

- Registers RIPL1 and RIPL2
- DMAC II index
- Interrupt control registers of the peripherals that trigger DMAC II
- Relocatable vectors of the peripherals that trigger DMAC II
- The IRLT bit in the IIOiIE register when using the intelligent I/O interrupt (i = 0 to 11). Refer to 10. "Interrupts" for details on the IIOiIE register.



13.1.1 Registers RIPL1 and RIPL2

When the DMAII bit in registers RIPL1 and RIPL2 is set to 1 (DMA II transfer selected) and the FSIT bit is set to 0 (normal interrupt selected), DMAC II starts by an interrupt request from any peripheral whose bits ILVL2 to ILVL0 in the corresponding interrupt control register are set to 111b (level 7). Figure 13.1 shows registers RIPL1 and RIPL2.



Notes:

- 1. Registers RIPL1 and RIPL2 should be set with the same values.
- 2. The MCU exits wait mode or stop mode when the request level of the requested interrupt is higher than the level selected using bits RLVL2 to RLVL0. Set these bits to the same value as the IPL in the FLG register.
- 3. When the FSIT bit is 1, an interrupt with interrupt request level 7 becomes the fast interrupt. In this case, set the interrupt request level to level 7 with only one interrupt.
- 4. Set either the FSIT or DMAII bit to 1. The fast interrupt and DMAC II cannot be used simultaneously.
- Set bits ILVL2 to ILVL0 in the interrupt control register after the DMAII bit is set. DMA II transfer is not affected by the I flag or IPL.


Figure 13.1 Registers RIPL1 and RIPL2

13.1.2 DMAC II Index

The DMAC II index is a data table of 12 to 60 bytes. It stores parameters for transfer mode, transfer counter, source address (or immediate data), operation address as an address to be calculated, destination address, chain transfer base address, and jump address for the DMA II transfer complete interrupt handler.

This DMAC II index should be allocated on the RAM.

Figure 13.2 shows a configuration of the DMAC II index and Table 13.2 lists a configuration example of the DMAC II index.



The DMAC II index should be allocated on the RAM. Required data should be set front-aligned. For example, when the calculation transfer is not used, the destination address should be set to BASE + 8 (refer to the "DMAC II Index Configuration" on the next page).

Start address of the DMAC II index should be set in the interrupt vector space for the peripheral interrupt triggering DMAC II.

Figure 13.2 DMAC II Index

The following are the details on the DMAC II index. These parameters should be aligned in the order listed in Table 13.2 according to the transfer mode to be used.

- Transfer mode (MOD)
- Set a transfer mode in 2 bytes. Refer to Figure 13.3 for details on the setting of MOD.
- Transfer counter (COUNT)
- Set a number of transfers in 2 bytes.
- Source address (SADR)
- Set a source address or immediate data in 4 bytes. Note that the two upper bytes of immediate data are ignored.
- Operation address (OADR)
- Set an address in a to-be calculated memory in 4 bytes. This data setting is required only for the calculation transfer.
- Destination address (DADR)
- Set a destination address in 4 bytes.
- Chain transfer base address (CADR)
- Set the start address of the DMAC II index for the next transfer (BASE) in 4 bytes. This data setting is required only for the chain transfer.
- Jump address for the DMA II transfer complete interrupt handler (IADR)

 Set the start address for the DMA II transfer complete interrupt handler in 4 bytes. This data setting is required only for the DMA II transfer complete interrupt.

The symbols above are hereinafter used in place of their respective parameters.

Table 13.2 DMAC II Index Configuration

Transfer	Memory-to-memory Transfer/				Calculation Transfer				Multiple
Data	Im	mediate D	ata Transf	er	Calculation Transier				Transfer
Chain transfer	Not used	Used	Not used	Used	Not used	Used	Not used	Used	Not available
DMA II transfer complete interrupt	Not used	Not used	Used	Used	Not used	Not used	Used	Used	Not available
	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT
	SADR	SADR	SADR	SADR	SADR	SADR	SADR	SADR	SADR1
	DADR	DADR	DADR	DADR	OADR	OADR	OADR	OADR	DADR1
DMAC II index	12 bytes	CADR	IADR	CADR	DADR	DADR	DADR	DADR	
		16 bytes	16 bytes	IADR	16 bytes	CADR	IADR	CADR	SADRi
				20 bytes		20 bytes	20 bytes	IADR	DADRi
								24 bytes	i = 1 to 7 max. 60 bytes (when i = 7)




Figure 13.3 MOD

13.1.3 Interrupt Control Register of the Peripherals

Set bits ILVL2 to ILVL0 in the interrupt control register for the peripheral interrupt triggering DMAC II to 111b (level 7).

13.1.4 Relocatable Vector Table of the Peripherals

Set the start address of the DMAC II index in the interrupt vector space for the peripheral interrupt triggering DMAC II.

To use the chain transfer, allocate the relocatable vector table on the RAM.

13.1.5 IRLT Bit in the IIOiIE Register (i = 0 to 11)

To use the intelligent I/O interrupt as a trigger for DMAC II, set the IRLT bit in the corresponding IIOiIE register to 0 (interrupt request for DMA or DMA II used).

13.2 DMAC II Operation

Set the DMAII bit in registers RIPL1 and RIPL2 to 1 (interrupt request level 7 used for DMA II transfer) to perform a DMA II transfer. DMAC II starts by an interrupt request from any peripheral whose bits ILVL2 to ILVL0 in the corresponding interrupt control register are set to 111b (level 7). These peripheral interrupt requests are available only for DMA II transfer and cannot be used for the CPU.

When an interrupt request is generated with interrupt request level 7, DMAC II starts irrespective of the state of the I flag or IPL.

When a peripheral interrupt request triggering DMAC II and a higher-priority request such as the watchdog timer interrupt, low voltage detection interrupt, oscillator stop detection interrupt, or NMI are simultaneously generated, the higher-priority interrupt is accepted prior to the DMA II transfer, and the DMA II transfer starts after the higher-priority interrupt sequence.

13.3 Transfer Types

DMAC II transfers three types of 8-bit or 16-bit data as follows:

• Memory-to-memory transfer: Data is transferred from a given memory location in a 64-Mbyte space

(addresses 00000000h to 01FFFFFh and FE000000h to

FFFFFFFh) to another given memory location in the same space.

• Immediate data transfer: Immediate data is transferred to a given memory location in a 64-

Mbyte space.

• Calculation transfer: Two data are added together and the result is transferred to a given

memory location in a 64-Kbyte space.

When 16-bit data is transferred to DADR at FFFFFFFh, it is transferred to 00000000h as well as FFFFFFFh. The same transfer is performed when SADR is FFFFFFFh.

13.3.1 Memory-to-memory Transfer

Data transfer between any two memory locations can be:

- A transfer from a fixed address to another fixed address
- A transfer from a fixed address to an address range in memory
- A transfer from an address range in memory to a fixed address
- A transfer from an address range in memory to another address range in memory

When increment addressing mode is selected, SADR and DADR increment by 1 in an 8-bit transfer and by 2 in a 16-bit transfer after a data transfer for the next transfer. When SADR or DADR exceeds FFFFFFFh by the incrementation, it returns to 00000000h. Likewise, when SADR or DADR exceeds 01FFFFFFh, it becomes 02000000h, but an actual transfer is performed for FE000000h.



13.3.2 Immediate Data Transfer

DMAC II transfers immediate data to a given memory location. Either incrementing or non-incrementing addressing mode can be selected for the destination address. Store the immediate data to be transferred into SADR. To transfer 8-bit immediate data, set the data to the lower 1 byte of SADR. The upper 3 bytes are ignored. To transfer 16-bit immediate data, set the data to the lower 2 bytes. The upper 2 bytes are ignored.

13.3.3 Calculation Result Transfer

After two memory data or immediate data and memory data are added together, DMAC II transfers the calculated result to a given memory location. Set an address to be calculated or immediate data to SADR and set the other address to be calculated to OADR. Either incrementing or non-incrementing addressing mode can be selected for source and destination addresses when performing data in memory + data in memory calculation transfer. If the source addressing is in incrementing mode, the operation addressing is also in incrementing mode. When performing immediate data + data in memory calculation transfer, the addressing mode is selectable only for the destination address.

13.4 Transfer Modes

DMAC II provides three types of basic transfer mode: single transfer, burst transfer, and multiple transfer. COUNT determines the number of transfers to be performed. Transfers are not performed when COUNT is 0000h.

13.4.1 Single Transfer

Set the BRST bit in the MOD to 0.

A single data transfer is performed by one transfer request.

When incrementing addressing mode is selected for the source and/or destination address, the address or addresses increment after a data transfer for the next transfer.

COUNT is decremented each time a data transfer is performed. When COUNT reaches 0000h, the DMA II transfer complete interrupt request is generated if the INTE bit in the MOD is 1 (DMA II transfer complete interrupt used).

13.4.2 Burst Transfer

Set the BRST bit in the MOD to 1.

DMAC II continuously transfers data for the number of times determined by COUNT with one transfer request. COUNT decrements each time a data transfer is performed. When COUNT reaches 0000h, the burst transfer is completed. The DMA II transfer complete interrupt request is generated if the INTE bit is 1 (DMA II transfer complete interrupt used).

No interrupts are accepted during a burst transfer.

13.4.3 Multiple Transfer

Set the MULT bit in the MOD to 1.

Multiple memory-to-memory transfers are performed from different source addresses to different destination addresses using one transfer request.

Set bits CNT2 to CNT0 in the MOD to select the number of transfers to be performed from 001b (once) to 111b (seven times). Do not set these bits to 000b.

Allocate the required number of SDARs and DADRs alternately following MOD and COUNT.

When the multiple transfer is selected, the following transfer functions are not available: calculation result transfer, burst transfer, chain transfer, and DMA II transfer complete interrupt.



13.5 Chain Transfer

The chain transfer is available when the CHAIN bit in the MOD is 1.

The chain transfer is performed as follows:

(1) When a transfer request is generated, a data transfer is performed according to the DMAC II index specified by the corresponding interrupt vector. Either a single transfer (the BRST bit in the MOD is 0) or burst transfer (the BRST bit is 1) is performed according to the BRST bit setting.

- (2) When COUNT reaches 0000h, the value in the interrupt vector in (1) above is overwritten with the value in CADR. Simultaneously, the DMA II transfer complete interrupt request is generated when the INTE bit in the MOD is 1.
- (3) When the next DMA II transfer request is generated, the data transfer is performed according to the DMAC II index specified by the peripheral interrupt vector in (2) above.

Figure 13.4 shows the relocatable vector and DMAC II index in a chain transfer. To use the chain transfer, the relocatable vector table should be allocated on the RAM.




Figure 13.4 Relocatable Vector and DMAC II Index in a Chain Transfer

13.6 DMA II Transfer Complete Interrupt

The DMA II transfer complete interrupt is available when the INTE bit in the MOD is 1. Set the start address of the DMA II transfer complete interrupt handler to IADR. The interrupt request is generated when COUNT reaches 0000h.

The initial instruction of the interrupt handler is executed in the eighth cycle after a DMA II transfer is completed.

13.7 Execution Time

The DMAC II execution cycle is calculated by the following equations:

Mode other than multiple transfer: $t = 6 + (26 + a + b + c + d) \times m + (4 + e) \times n$ cycles When using multiple transfer: $t = 21 + (11 + b + c) \times k$ cycles

- a: When IMM is 0 (transfer source is immediate data), a is 0; When IMM is 1 (transfer source is memory), a is -1
- b: When UPDS is 1 (source addressing is incrementing), b is 0; When UPDS is 0 (source addressing is non-incrementing), b is 1
- c: When UPDD is 1 (destination addressing is incrementing), c is 0; When UPDD is 0 (destination addressing is non-incrementing), c is 1
- d: When OPER is 0 (calculation transfer is not selected), d is 0; When OPER is 1 (calculation transfer is selected) and UPDS is 0 (source addressing is immediate data or non-incrementing), d is 7; When OPER is 1 (calculation transfer is selected) and UPDS is 1 (source addressing is incrementing), d is 8
- e: When CHAIN is 0 (chain transfer is not selected), e is 0; When CHAIN is 1 (chain transfer is selected), e is 4
- m: When BRST is 0 (single transfer), m is 1; When BRST is 1 (burst transfer), m is COUNT
- n: When COUNT is 0001h, n is 0; if COUNT is 0002h or more, n is 1
- k: The number of transfers set using bits CNT2 to CNT0

The equations above are estimations. The number of cycles may vary depending on CPU state, bus wait state, and DMAC II index allocation.




Figure 13.5 Transfer Cycles

14. Programmable I/O Ports

There are 120 programmable I/O ports designated from P0 to P15 (excluding P8_5, and P14_0 to P14_2). Each port status, input or output, can be selected using the direction register except P8_5 and P14_1 which are input only. The P8_5 bit in the P8 register indicates an $\overline{\text{NMI}}$ input level since the P8_5 shares a pin with the $\overline{\text{NMI}}$.

Figure 14.1 shows a configuration of programmable I/O ports, and Figures 14.2 and 14.3 show a configuration of each input-only port.




Figure 14.1 Programmable I/O Port Configuration




Figure 14.2 Input-only Port Configuration (1/2)




Figure 14.3 Input-only Port Configuration (2/2)

14.1 Port Pi Register (Pi register, i = 0 to 15)

A write/read operation to the Pi register is required to communicate with external devices. This register consists of a port latch to hold output data and a circuit to read pin states. Bits in the Pi register correspond to respective ports.

When a programmable I/O port is selected in the output function select registers, the value in the port latch is read for output and the pin state is read for input.

Figure 14.4 shows the Pi register.




Figure 14.4 Registers P0 to P15

15. Timers

This MCU has eleven 16-bit timers which are divided into two groups according to their functions: five timer As and six timer Bs. Each timer functions individually. The count source of each timer provides the clock for timer operations such as counting and reloading.

Figures 15.1 and 15.2 show the configuration of timers A and B, respectively.




Figure 15.1 Timer A Configuration




Figure 15.2 Timer B Configuration

15.1 Timer A

Figure 15.3 shows a block diagram of timer A and Figure 15.4 to Figure 15.10 show registers associated with timer A.

Timer A supports the four modes shown below. Timers A0 to A4 in any mode other than the event counter mode have the same function. Select a mode by setting bits TMOD1 and TMOD0 in the TAiMR register (i = 0 to 4).

- Timer mode: The timer counts an internal count source
- Event counter mode: The timer counts an external pulse or overflow and underflow of other timers
- One-shot timer mode: The timer outputs pulses after a trigger input until the counter reaches 0000h
- Pulse-width modulation mode: The timer successively outputs pulses of a given width





Figure 15.3 Timer A Block Diagram



fj: f1, f8, f2n, fC32

Notes:

- 1. A 16-bit read/write access to this register should be performed.
- 2. The timer counts an external input pulse or overflow and underflow of other timers.
- 3. When the TAi register is set to 0000h, the timer counter does not start, and the TAi interrupt request is not generated.
- 4. Use the MOV instruction to set the TAi register.
- 5. When the TAi register is set to 0000h, the pulse-width modulator does not operate, the TAiOUT pin is held low, and the TAi interrupt request is not generated. The same restrictions apply in 8-bit pulse-width modulator mode if the upper byte in the TAi register is set to 00h.

Figure 15.4 Registers TA0 to TA4




Figure 15.5 Registers TA0MR to TA4MR




Figure 15.6 TABSR Register




Figure 15.7 UDF Register




Figure 15.8 ONSF Register




Figure 15.9 TRGSR Register




Figure 15.10 TCSPR Register

15.1.1 Timer Mode

In timer mode, the timer counts an internally generated count source. Table 15.1 lists the specifications of timer mode. Figure 15.11 shows registers TA0MR to TA4MR in this mode.

Table 15.1 Timer Mode Specifications (i = 0 to 4)

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	DecrementWhen the timer counter underflows, the reload register value is reloaded
	into the counter to continue counting
Divide ratio	$\frac{1}{n+1}$ n : TAi register setting value, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR register is 1 (start counter)
Count stop condition	The TAiS bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter underflows
TAilN pin function	Functions as a programmable I/O port or a gate input
TAiOUT pin function	Functions as a programmable I/O port or a pulse output
Read from timer	The TAi register indicates the counter value
Write to timer	 While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAi register is written to both the reload register and the counter While the timer counter is running, the value written to the TAi register is written to the reload register (it is transferred to the counter at the next reload timing)
Other functions	 Gate function Input signal to the TAilN pin can control the count start/stop Pulse output function The polarity of the TAiOUT pin is inverted each time the timer counter underflows. A low is output while the TAiS bit holds 0 (stop counter)




Figure 15.11 Registers TA0MR to TA4MR in Timer Mode

15.1.2 Event Counter Mode

In event counter mode, the timer counts an external signal or an overflow and underflow of other timers. Timers A2, A3, and A4 can count two-phase external signals. Table 15.2 lists the specifications in event count mode and Table 15.3 also lists the specifications when the timers use two-phase pulse signal processing. Figure 15.12 shows registers TA0MR to TA4MR in this mode.

Table 15.2 Event Counter Mode Specifications (without two-phase pulse signal processing) (i = 0 to 4)


Item	Specification
Count sources	External signal applied to the TAilN pin (valid edge is selectable by a
	program)
	• One of the following: the overflow and/or underflow signal of timer B2, the
	overflow and/or underflow signal of timer Aj ($j = i - 1$, or $j = 4$ if $i = 0$), or
	the overflow and/or underflow signal of timer Ak $(k = i + 1, \text{ or } k = 0 \text{ if } i = 4)$
Count operations	Increment/decrement can be switched by an external signal or program
,	When the timer counter underflows or overflows, the reload register value
	is reloaded into the counter to continue counting. In a free-running count
	operation, the timer counter continues counting without reloading
Divide ratio	• $\frac{1}{FFFFh-n+1}$ when incrementing
	• $\frac{1}{n+1}$ when decrementing
	n: TAi register setting value, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR register is 1 (start counter)
Count stop condition	The TAiS bit in the TABSR register is 0 (stop counter)
Interrupt request generating	When the timer counter overflows or underflows
timing	
TAilN pin function	Functions as a programmable I/O port or a count source input
TAiOUT pin function	Functions as a programmable I/O port, a pulse output, or an input for
	switching between increment/decrement
Read from timer	The TAi register indicates a counter value
Write to timer	While the timer counter is stopped or before the initial count source is
	input after starting to count, the value written to the TAi register is written
	to both the reload register and the counter
	• While the timer counter is running, the value written to the TAi register is
	written to the reload register (it is transferred to the counter at the next
	reload timing)
Other functions	• Free-running count function
	The reload register value is not reloaded even if the timer counter
	overflows or underflows
	Pulse output function The polarity of the TAIGUIT pin is inverted whenever the timer counter.
	The polarity of the TAiOUT pin is inverted whenever the timer counter overflows or underflows.
	A low is output while the TAiS bit holds 0 (stop counter)

Table 15.3 Event Counter Mode Specifications (with two-phase pulse signal processing on timers A2 to A4) (i = 2 to 4)

Item	Specification
Count sources	Two-phase pulse signal applied to pins TAilN and TAiOUT
Count operations	 Increment/decrement can be switched by a two-phase pulse signal When the timer counter underflows or overflows, the reload register value is reloaded into the counter to continue counting. In a free-running count operation, the timer counter continues counting without reloading
Divide ratio	• $\frac{1}{FFFFh-n+1}$ when incrementing
	• $\frac{1}{n+1}$ when decrementing n : TAi register setting value, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR register is 1 (start counter)
Count stop condition	The TAiS bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter overflows or underflows
TAilN pin function	A two-phase pulse input
TAiOUT pin function	A two-phase pulse input
Read from timer	The TAi register indicates a counter value
Write to timer	 While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAi register is written to both the reload register and the counter While the timer counter is running, the value written to the TAi register is written to the reload register (it is transferred to the counter at the next reload timing)
Other functions (1)	Normal processing operation (timers A2 and A3) While the input signal applied to the TAjOUT pin is held high, the timer increments on the rising edge of the TAjIN pin and decrements on the falling edge (j = 2 or 3) TAjOUT TAjOUT
	TAjIN IC IC DC DC DC DC DC: Increments DC: Increments DC:
	 Quadrupled processing operation (timers A3 and A4) When the input signal applied to the TAkOUT pin is held high on the rising edge of the TAkIN pin, the timer increments on both the rising and falling edges of pins TAkOUT and TAkIN (k = 3 or 4). When the signal is held high on the falling edge of the TAkIN pin, the timer decrements on both the rising and falling edges of pins TAkOUT and TAkIN
	TAKOUT Increments on all edges on all edges
	Counter reset by Z-phase input (timer A3) The counter value is set to 0 by Z-phase input

Note:

1. Only timer A3 is available for any of the other functions. Timer A2 is exclusively for normal processing operations and timer A4 is for the quadrupled processing operation.



Notes:

- 1. Set bits TAiTGH and TAiTGL in the ONSF or TRGSR register to select the count source in event counter
- 2. This bit setting is enabled only when an external signal is counted
- 3. The timer decrements when the input signal to the TAiOUT pin is held low, and increments when the signal is held high.
- 4. The TCK1 bit is enabled only in the TA3MR register.
- 5. For two-phase pulse signal processing, set the TAjP bit in the UDF register to 1 (two-phase pulse signal processing enabled) and bits TAjTGH and TAjTGL to 00b (input to the TAjIN pin) (j = 2 to 4).

Figure 15.12 Registers TA0MR to TA4MR in Event Counter Mode

15.1.2.1 Counter Reset by Two-phase Pulse Signal Processing

A Z-phase input signal resets the timer counter when a two-phase pulse signal is being processed.

This function can be used under the following conditions: timer A3 event counter mode, two-phase pulse signal processing, free-running count operation, and quadrupled processing. The Z-phase signal is applied to the $\overline{\text{INT2}}$ pin.

When the TAZIE bit in the ONSF register is set to 1 (Z-phase input enabled), the timer counter can be reset by Z-phase input. To reset the counter, set the TA3 register to 0000h beforehand.

A Z-phase signal applied to the $\overline{\text{INT2}}$ pin is detected on an edge. The edge polarity is selected using the POL bit in the INT2IC register. The Z-phase signal should be input in order to have a pulse width of at least one count source cycle for timer A3. Figure 15.13 shows the two-phase pulse (phases A and B) and the Z-phase.

The timer counter is reset at the initial count source input after Z-phase input is detected. Figure 15.14 shows the counter reset timing.

When timer A3 overflows or underflows during a reset by the Z-phase input, two timer A3 interrupt requests are successively generated. To avoid this, the timer A3 interrupt request should not be used when using this function.




Figure 15.13 Two-phase Pulse (phases A and B) and Z-phase




Figure 15.14 Counter Reset Timing

15.1.3 One-shot Timer Mode

In one-shot timer mode, the timer operates only once for each trigger. Table 15.4 lists specifications of one-shot timer mode. Once a trigger occurs, the timer starts and operates for a given period. Figure 15.15 shows registers TA0MR to TA4MR in this mode.

Table 15.4 One-shot Timer Mode Specifications (i = 0 to 4)

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	 Decrement When the timer counter reaches 0000h, it stops running after the reload register value is reloaded When a trigger occurs while counting, the reload register value is reloaded into the counter to continue counting
Divide ratio	$\frac{1}{n}$ n : TAi register setting value, 0000h to FFFFh (Note that the timer counter does not run if n = 0000h)
Count start conditions	 The TAiS bit in the TABSR register is 1 (start counter) and any of following triggers occurs: An external trigger applied to the TAiIN pin One of the following: the overflow and/or underflow signal of timer B2, the overflow and/or underflow signal of timer Aj (j = i - 1, or j = 4 if i = 0), or the overflow and/or underflow signal of timer Ak (k = i + 1, or k = 0 if i = 4) The TAiOS bit in the ONSF register is 1 (start the timer)
Count stop conditions	 The timer counter reaches 0000h and the reload register value is reloaded The TAiS bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter reaches 0000h
TAilN pin function	A programmable I/O port or a trigger input
TAiOUT pin function	A programmable I/O port or a pulse output
Read from timer	The TAi register indicates an undefined value
Write to timer	 While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAi register is written to both the reload register and the counter While the timer counter is running, the value written to the TAi register is written to the reload register (it is transferred to the counter at the next reload timing)
Other function	Pulse output function A low is output while the timer counter is stopped and a high is output while the timer counter is running




Figure 15.15 Registers TA0MR to TA4MR in One-shot Timer Mode

15.1.4 Pulse-width Modulation Mode

In pulse-width modulation mode, the timer outputs pulses of given width successively. Table 15.5 lists specifications of pulse-width modulation mode. The timer counter functions as either a 16-bit or 8-bit pulse-width modulator. Figure 15.16 shows registers TA0MR to TA4MR in this mode. Figures 15.17 and 15.18 show operation examples of 16-bit and 8-bit pulse-width modulators.

Table 15.5 Pulse-width Modulation Mode Specifications (i = 0 to 4)

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	 Decrement (the timer counter functions as an 8-bit or a 16-bit pulse-width modulator) The reload register value is reloaded on the rising edge of a PWM pulse to continue counting The timer is not affected by a trigger that occurs while the counter is running
16-bit PWM	• High level width: $\frac{n}{fj}$ n : TAi register setting value, 0000h to FFFEh fj : Count source frequency
	• Period: fixed to $\frac{2^{16}-1}{fj}$
8-bit PWM	• High level width: $\frac{n \times (m+1)}{fj}$
	• Period: $\frac{(2^8 - 1) \times (m + 1)}{fj}$ n: Upper byte of the TAi register setting value, 00h to FEh m: Lower byte of the TAi register setting value, 00h to FFh
Count start conditions	 The TAiS bit in the TABSR register is 1 (start counter) The TAiS bit is 1 and an external trigger is applied to the TAiIN pin The TAiS bit is 1 and any of following triggers occurs: the overflow and/or underflow signal of timer B2, the overflow and/or underflow signal of timer Aj (j = i - 1, or j = 4 if i = 0), or the overflow and/or underflow signal of timer Ak (k = i + 1, or k = 0 if i = 4)
Count stop condition	The TAiS bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	On the falling edge of the PWM pulse
TAiIN pin function	A programmable I/O port or trigger input
TAiOUT pin function	A pulse output
Read from timer	The TAi register indicates an undefined value
Write to timer	 While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAi register is written to both the reload register and the counter While the timer counter is running, the value written to the TAi register is written to the reload register (it is transferred to the counter at the next reload timing)




Figure 15.16 Registers TA0MR to TA4MR in Pulse-width Modulation Mode




Figure 15.17 16-bit Pulse-width Modulator Operation




Figure 15.18 8-bit Pulse-width Modulator Operation

15.2 Timer B

Figure 15.19 shows a block diagram of timer B, and Figure 15.20 to Figure 15.23 show registers associated with timer B.

Timer B supports the three modes shown below. Select a mode by setting bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 5).

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts an external pulse or an overflow and underflow of other timers.
- Pulse period/pulse-width measure mode: The timer measures the pulse period or pulse width of an external signal.




Figure 15.19 Timer B Block Diagram




Figure 15.20 Registers TB0 to TB5




Figure 15.21 Registers TB0MR to TB5MR




Figure 15.22 TABSR Register




Figure 15.23 TBSR Register

15.2.1 Timer Mode

In timer mode, the timer counts an internally generated count source. Table 15.6 lists specifications of timer mode. Figure 15.24 shows registers TB0MR to TB5MR in this mode.

Table 15.6 Timer Mode Specifications (i = 0 to 5)

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	• Decrement
	When the timer counter underflows, the reload register value is reloaded into the counter to continue counting
Divide ratio	$\frac{1}{n+1}$ n: TBi register setting value, 0000h to FFFFh
Count start condition	The TBiS bit in the TABSR or TBSR register is 1 (start counter)
Count stop condition	The TBiS bit in the TABSR or TBSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter underflows
TBiIN pin function	Functions as a programmable I/O port
Read from timer	The TBi register indicates a counter value
Write to timer	 While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TBi register is written to both the reload register and the counter While the timer counter is running, the value written to the TBi register is written to the reload register (it is transferred to the counter at the next reload timing)




Figure 15.24 Registers TB0MR to TB5MR in Timer Mode

15.2.2 Event Counter Mode

In event counter mode, the timer counts an external signal or the overflow or underflow of other timers. Table 15.7 lists specifications of event counter mode. Figure 15.25 shows the TBiMR register in this mode (i = 0 to 5).

Table 15.7 Event Counter Mode Specifications (i = 0 to 5)

Item	Specification
Count sources	 External signal applied to the TBiIN pin (valid edge is selectable among the falling edge, the rising edge, or both) The overflow or underflow signal of TBj (j = i - 1; j = 2 if i = 0; or j = 5 if i = 3) Phase shift clock of the intelligent I/O group k (k = i - 1 if i = 1 or 2; k = i - 2 if i = 4 or 5)
Count operations	Decrement When the timer counter underflows, the reload register value is reloaded into the counter to continue counting
Divide ratio	$\frac{1}{n+1}$ n: TBi register setting value, 0000h to FFFFh
Count start condition	The TBiS bit in the TABSR or TBSR register is 1 (start counter)
Count stop condition	The TBiS bit in the TABSR or TBSR register is 0 (stop counter)
Interrupt request generation timing	When the timer counter underflows
TBiIN pin function	Functions as a programmable I/O port or count source input
Read from timer	The TBi register indicates a counter value
Write to timer	 While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TBi register is written to both the reload register and the counter While the timer counter is running, the value written to the TBi register is written to the reload register (it is transferred to the counter at the next reload timing)




Figure 15.25 Registers TB0MR to TB5MR in Event Counter Mode




Figure 15.26 TBECKS Register

15.2.3 Pulse Period/Pulse-width Measure Mode


In pulse period/pulse-width measure mode, the timer measures the pulse period or pulse width of an external signal. Table 15.8 lists specifications of the pulse period/pulse-width measure mode. Figure 15.27 shows registers TB0MR to TB5MR in this mode. Figures 15.28 and 15.29 show an operation example of pulse period measurement and pulse-width measurement, respectively.

Table 15.8 Pulse Period/Pulse-width Measure Mode Specifications (i = 0 to 5)

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	Increment
	The counter value is transferred to the reload register on the valid edge of a pulse to be measured, then it is set to 0000h to resume counting
Count start condition	The TBiS bit in the TABSR or TBSR register is 1 (start counter)
Count stop condition	The TBiS bit in the TABSR or TBSR register is 0 (stop counter)
Interrupt request generating	On the valid edge of a pulse to be measured (1)
timing	When the timer counter overflows
	(when the MR3 bit in the TBiMR register becomes 1 (overflow)) (2)
TBiIN pin function	A pulse input to be measured
Read from timer	The TBi register indicates a reload register value (measurement results) (3)
Write to timer	The value written to the TBi register is written to neither the reload register nor the counter

Notes:

- 1. No interrupt request is generated when the pulse to be measured is applied on the initial valid edge after the timer counter starts.
- 2. While the TBiS bit is 1 (start counter), after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed, a write operation to the TBiMR register sets the MR3 bit to 0 (no overflow).
- 3. The TBi register indicates an undefined value until the pulse to be measured is applied on the second valid edge after the timer counter starts.



Notes:

1. The measure modes selected by setting bits MR1 and MR0 are as follows:

Pulse period measurement 1 (bits MR1 and MR0 = 00b):

Measures between a falling edge and the next falling edge of a pulse

Pulse period measurement 2 (bits MR1 and MR0 = 01b):

Measures between a rising edge and the next rising edge of a pulse

Pulse-width measurement (bits MR1 and MR0 = 10b):

Measures between a falling edge and the next rising edge of a pulse and between the rising edge and the next falling edge of the pulse

2. The MR3 bit is undefined when the timer is reset.

While the TBiS bit in the TABSR or TBSR register is 1 (start counter), after the MR3 bit becomes 1 and at least one count source cycle has elapsed, a write operation to the TBiMR register sets the MR3 bit to 0. The MR3 bit cannot be set to 1 by a program.

Figure 15.27 Registers TB0MR to TB5MR in Pulse Period/Pulse-width Measure Mode




Figure 15.28 Operation Example in Pulse Period Measurement




Figure 15.29 Operation Example in Pulse-width Measurement

15.3 Notes on Timers

15.3.1 Timer A and Timer B

All timers are stopped after a reset. To restart timers, configure parameters such as operating mode, count source, and counter value, then set the TAiS bit or TBjS bit in the TABSR or TBSR register to 1 (count starts) (i = 0 to 4; i = 0 to 5).

The following registers and bits should be set while the TAiS bit or TBjS bit is 0 (count stops):

- Registers TAiMR and TBjMR
- UDF register
- Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- TRGSR register

15.3.2 Timer A

15.3.2.1 Timer Mode

• While the timer counter is running, the TAi register indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TAi register is set while the timer counter is stopped.

15.3.2.2 Event Counter Mode

While the timer counter is running, the TAi register indicates a counter value at any given time.
 However, FFFFh is read if the timer counter underflows or 0000h if overflows while reloading is in progress. A set value is read if the TAi register is set while the timer counter is stopped.

15.3.2.3 One-shot Timer Mode

- If the TAiS bit in the TABSR register is set to 0 (count stops) while the timer counter is running, the following operations are performed:
 - The timer counter stops and the setting value of the TAi register is reloaded.
 - A low signal is output at the TAiOUT pin.
 - The IR bit in the TAilC register becomes 1 (interrupts requested) after one CPU clock cycle.
- The one-shot timer is operated by an internal count source. When the trigger is an input to the TAilN pin, the signal is output with a maximum one count source clock delay after a trigger input to the TAilN pin.
- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done:
 - Select one-shot timer mode after a reset.
 - Switch operating modes from timer mode to one-shot timer mode.
 - Switch operating modes from event counter mode to one-shot timer mode.
- If a retrigger occurs while counting, the timer counter decrements by one, reloads the setting value of the TAi register, and then continues counting. To generate a retrigger while counting, wait at least one count source cycle after the last trigger is generated.
- When an external trigger input is selected to start counting in timer A one-shot mode, do not provide an external retrigger for 300 ns before the timer counter reaches 0000h. Otherwise, it may stop counting.



15.3.2.4 Pulse-width Modulation Mode

• The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done (i = 0 to 4):

- Select pulse-width modulation mode after a reset.
- Switch operating modes from timer mode to pulse-width modulation mode.
- Switch operating modes from event counter mode to pulse-width modulation mode.
- If the TAiS bit in the TABSR register is set to 0 (count stops) while PWM pulse is output, the following operations are performed:
 - The timer counter stops.
 - The output level at the TAiOUT pin changes from high to low. The IR bit becomes 1.
 - When a low signal is output at the TAiOUT pin, it does not change. The IR bit does not change, either.



15.3.3 Timer B

15.3.3.1 Timer Mode and Event Counter Mode

• While the timer counter is running, the TBj register indicates a counter value at any given time (j = 0 to 5). However, FFFFh is read while reloading is in progress. When a value is set to the TBj register while the timer counter is stopped, if the TBj register is read before the count starts, the set value is read.

15.3.3.2 Pulse Period/Pulse-width Measure Mode

- To set the MR3 bit in the TBjMR register to 0 (no overflow), write the TBjMR register after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed while the TBjS bit in the TABSR or TBSR register is 1 (start counter).
- Use the IR bit in the TBjIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt handler.
- The counter value is undefined when the timer counter starts. Therefore, the timer counter may overflow before a measured pulse is applied on the initial valid edge and cause a timer Bj interrupt request to be generated.
- When the measured pulse is applied on the initial valid edge after the timer counter starts, an undefined value is transferred to the reload register. At this time, a timer Bj interrupt request is not generated.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the TBjMR register after the timer counter starts. However, if the same value is rewritten to bits MR1 and MR0, the IR bit does not change.
- Pulse width is continuously measured in pulse-width measure mode. Whether the measurement result is high-level width or not is determined by a program.
- When an overflow occurs at the same time a pulse is applied on the valid edge, this pulse is not recognized since an interrupt request is generated only once. Do not let an overflow occur in pulse period measure mode.
- In pulse-width measure mode, determine whether an interrupt source is a pulse applied on the valid edge or an overflow by reading the port level in the timer Bj interrupt handler.

16. Three-phase Motor Control Timers

A three-phase motor driving waveform can be output using timers A1, A2, A4, and B2. The three-phase motor control timers are enabled by setting the INV02 bit in the INVC0 register to 1. Timer B2 is used for carrier wave control, and timers A1, A2, and A4 for three-phase PWM output (U, \overline{U} , V, \overline{V} , W, and \overline{W}) control. Table 16.1 lists the specifications of the three-phase motor control timers and Figure 16.1 shows its block diagram. Figures 16.2 to 16.6 show registers associated with this function.

Table 16.1 Specifications for Three-phase Motor Control Timers

Item	Specification
Three-phase PWM waveform output pins	Six pins: U, $\overline{\mathrm{U}}$, V, $\overline{\mathrm{V}}$, W, and $\overline{\mathrm{W}}$
Forced cutoff (1)	A low input to the NMI pin
Timers	Timers A4, A1, and A2 are used in one-shot timer mode: Timer A4 is used for U- and U-phase waveform control Timer A1 is used for V- and V-phase waveform control Timer A2 is used for W- and W-phase waveform control Timer B2 is used in timer mode Carrier wave cycle control Dead time timer (three 8-bit timers share a reload register): Dead time control
Output waveforms	Triangular wave modulation and sawtooth wave modulation Output of a high or a low waveform for one cycle Separately settable levels of high side and low side
Carrier wave periods	Triangular wave modulation: count source × (m + 1) × 2 Sawtooth wave modulation: count source × (m + 1) m: TB2 register setting value from 0000h to FFFFh Count source: f1, f8, f2n, or fC32
Three-phase PWM output width	Triangular wave modulation: count source × n × 2 Sawtooth wave modulation: count source × n n: Setting value of registers TA4, TA1, and TA2 (registers TA4, TA41, TA1, TA11, TA2, and TA21 when the INV11 bit in the INVC1 register is 1) from 0001h to FFFFh Count source: f1, f8, f2n, or fC32
Dead time (width)	Count source × p or no dead time p: DTT register setting value from 01h to FFh Count source: f1 or f1 divided by 2
Active level	Selectable either active high or active low
Simultaneous conduction prevention	Function to detect simultaneous turn-on signal outputs, function to disable signal output when simultaneous turn-on signal outputs are detected
Interrupt frequency	Selectable from one through 15 time-carrier wave cycle-to-cycle basis for the timer B2 interrupt

Note:

Forced cutoff by a signal input to the NMI pin can be performed when the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled).







Figure 16.1 Block Diagram for Three-phase Motor Control Timers




Notes:

- 1. Set this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). Also, rewrite bits INV00 to INV02 and INV06 while timers A1, A2, A4, and B2 are stopped.
- 2. This bit is enabled when the INV11 bit in the INVC1 register is 1 (three-phase mode 1). When the INV11 bit is 0 (three-phase mode 0), the ICTB2 counter increments by one each time timer B2 underflows irrespective of the INV00 and INV01 bit settings.
- 3. Set the ICTB2 register before setting the INV01 bit to 1. Also, set the TA1S bit in the TABSR register to 1 before the initial timer B2 underflow occurs.
- 4. When the INV00 bit is 1, the first interrupt occurs when timer B2 underflows n-1 times (n is the value set in the ICTB2 counter). Subsequent interrupts occur every n times timer B2 underflows.
- 5. Set the INV02 bit to 1 to operate the dead time timer, U-, V-, and W-phase output control circuits, and the ICTB2 counter.
- 6. After setting the INV02 bit to 1, pins should be configured first by the IOBC register then by the output function select registers.
- 7. When the INV02 bit is set to 1 and the INV03 bit is set to 0, pins U, \overline{U}, V, \overline{V}, W, and \overline{W}, even when they are assigned to other peripheral functions, become high-impedance.
- 8. The INV03 bit becomes 0 when any of the following occurs:
 - Reset
 - Signals of both the high and low sides are simultaneously switched to active when the INV04 bit is 1.
 - The INV03 bit is set to 0 by a program.
 - The NMI pin goes from high to low when the PM24 bit in the PM2 register is 1 (NMI enabled) and the SDE bit in the IOBC register is 1 (shutdown enabled).
- 9. This bit cannot be set to 1 by a program. Set the INV04 bit to 0 to set this bit to 0.
- 10. When the INV06 bit is 1, set the INV11 bit in the INVC1 register to 0 (three-phase mode 0) and the PWCON bit in the TB2SC register to 0 (timer B2 register reloaded when timer B2 underflows).

Figure 16.2 INVC0 Register





Notes:

- 1. Set this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). Also, rewrite this register while timers A1, A2, A4, and B2 are stopped.
- 2. Set the INV11 bit to 0 when the INV06 bit in the INVC0 register is 1 (sawtooth wave modulation mode).
- 3. Set the PWCON bit in the TB2SC register to 0 (timer B2 register reloaded if timer B2 underflows) when the INV11 bit is 0.
- 4. This bit setting is enabled when the INV06 bit is 0 (triangular wave modulation mode) and the INV11 bit is 1.
- 5. Set the INV16 bit to 1 when the following conditions are all met:
 - The INV15 bit is 0.
 - The Dij bit has a different value from the DiBj bit whenever the INV03 bit is 1 (enables the three-phase motor control timer output); the high- and low-side output signals always have inverse levels on periods other than dead time (i = U, V, or W; j = 0, 1).
 - Set the INV16 bit to 0 when the conditions above are not met.

Figure 16.3 INVC1 Register




Figure 16.4 IOBC Register




Figure 16.5 Registers IDB0 and IDB1




Figure 16.6 ICTB2 Register

16.1 Modulation Modes of Three-phase Motor Control Timers

The three-phase motor control timers support two modulation modes: triangular wave modulation mode and sawtooth wave modulation mode. The triangular wave modulation mode has two modes: three-phase mode 0 and three-phase mode 1. Table 16.2 lists bit settings and characteristics of each mode.

Table 16.2 Modulation Modes

Item	Triangular Wave Modulation Mode		Sawtooth Wave Modulation Mode
	Three-phase mode 0	Three-phase mode 1	(Three-phase mode 0)
Bit settings	INV06 is 0, INV11 is 0, PWCON is 0	INV06 is 0, INV11 is 1	INV06 is 1, INV11 is 0, PWCON is 0
Waveform	Triangular wave		Sawtooth wave
Registers TA11, TA21, and TA41	Not used	Used	Not used
Timing to transfer data from registers IDB0 and IDB1 to the three-phase output shift register	Only once when a transfer trigger (1) occurs after setting registers IDB0 and IDB1		Whenever a transfer trigger ⁽¹⁾ occurs
Timing to trigger the dead time timer when the INV16 bit is 0	On the falling edge of a one-shot pulse of timers A1, A2, and A4		When a transfer trigger occurs, or on the falling edge of a one-shot pulse of timers A1, A2, and A4
Bits INV00 and INV01 in the INVC0 register	Disabled. The ICTB2 counter increments each time timer B2 underflows, irrespective of the INV00 and INV01 bit settings	Enabled	Disabled. The ICTB2 counter increments each time timer B2 underflows, irrespective of the INV00 and INV01 bit settings
INV13 bit	Disabled	Enabled	Disabled

Note:

1. The transfer trigger is a timer B2 underflow, a write operation to the INV07 bit, or a write operation to the TB2 register when the INV10 bit is 1.

16.2 Timer B2

Timer B2, which operates in timer mode, is used for carrier wave control in the three-phase motor control timers.

Figures 16.7 and 16.8 show registers TB2 and TB2MR in this function, respectively. Figure 16.9 shows the TB2SC register which switches timing to change the carrier wave frequency in three-phase mode 1.




Figure 16.7 TB2 Register When Using Three-phase Motor Control Timers




Figure 16.8 TB2MR Register When Using Three-phase Motor Control Timers




Figure 16.9 TB2SC Register

16.3 Timers A4, A1, and A2

Timers A4, A1, and A2 are used for three-phase PWM output (U, \overline{U} , V, \overline{V} , W, and \overline{W}) control when using the three-phase motor control timers.

These timers should be operated in one-shot timer mode. Every time timer B2 underflows, a trigger is input to timers A4, A1, and A2 to generate a one-shot pulse. If the values of registers TA4, TA1, and TA2 are rewritten every time a timer B2 interrupt occurs, the duty cycle of the PWM waveform can be varied. In three-phase mode 1, the value of registers TAi and TAi-1 is alternately reloaded to the counter at each timer B2 interrupt, which halves the timer B2 interrupt frequency (i = 4, 1, 2).

Figure 16.10 shows registers TA1, TA2, TA4, TA11, TA21, and TA41 in the three-phase motor control timers. Figure 16.11 shows registers TA1M, TA2M, TA4M, TA11M, TA21M, and TA41M in this function. Figure 16.12 shows registers TA1MR, TA2MR, and TA4MR in this function. Figures 16.13 and 16.14 show registers TRGSR and TABSR, respectively, in this function.





Figure 16.10 Registers TA1, TA2, TA4, TA11, TA21, and TA41



- 5. When the INV15 bit in the INVC1 register is 0 (enables dead time), the turn-on output signal is switched to its active state with a delay; it switches when the dead time timer stops.
- 6. When the INV11 bit in the INVC1 register is 0 (three-phase mode 0), the value of the TAi register is transferred to the reload register by a timer Ai start trigger. When the INV11 bit is 1 (three-phase mode 1), first the value of the TAi1 register is transferred to the reload register by a timer Ai start trigger. Then the value of the TAi register is transferred by the next timer Ai start trigger. After that, the values of these registers TAi1 and TAi are alternately transferred to the reload register.
- 7. These registers should not be written when timer B2 underflows.

Figure 16.11 Registers TA1M, TA2M, TA4M, TA11M, TA21M, and TA41M




Figure 16.12 Registers TA1MR, TA2MR, and TA4MR When Using Three-phase Motor Control Timers




Figure 16.13 TRGSR Register in Three-phase Motor Control Timers




Figure 16.14 TABSR Register

16.4 Simultaneous Conduction Prevention and Dead Time Timer

The three-phase motor control timers offer two ways to avoid shoot-through, which occurs when high-side and low-side transistors are simultaneously turned on.

One is "simultaneous turn-on signal output disable function". This function prevents high-side and low-side transistors from being inadvertently switched to active due to events like program errors. The other is by the use of dead time timers. A dead time timer delays the turn-on of one transistor in order to ensure that an adequate time (the dead time) passes after the other is turned off.

To disable simultaneous turn-on output signals, the INV04 bit in the INVC0 register should be set to 1. If outputs for any pair of phases (U and \overline{U} , V and \overline{V} , or W and \overline{W}) are simultaneously switched to an active state, every three-phase motor control output pin becomes high-impedance. Figure 16.15 shows an example of output waveform when simultaneous turn-on signal output is disabled.

To enable the dead time timer, the INV15 bit in the INVC1 register should be set to 0. The DTT register determines the dead time. Figure 16.16 shows the DTT register and Figure 16.17 shows an example of output waveform on using dead time timer.




Figure 16.15 Output Waveform When Simultaneous Turn-on Signal Output is Disabled




Figure 16.16 DTT Register




Figure 16.17 Output Waveform When Using Dead Time Timer

16.5 Three-phase Motor Control Timer Operation

Figures 16.18 and 16.19 show an operation example of triangular wave modulation and sawtooth wave modulation, respectively.




Figure 16.18 Triangular Wave Modulation Operation




Figure 16.19 Sawtooth Wave Modulation Operation

16.6 Notes on Three-phase Motor Control Timers

16.6.1 Shutdown

• When a low signal is applied to the \(\overline{NMI}\) pin with the following bit settings, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled).

16.6.2 Register Setting

• Do not write to the TAi1 register before and after timer B2 underflows (i = 1, 2, 4). Before writing to the TAi1 register, read the TB2 register to verify that sufficient time remains until timer B2 underflows. Then, immediately write to the TAi1 register so no interrupt handling is performed during this write procedure. If the TB2 register indicates little time remains until the underflow, write to the TAi1 register after timer B2 underflows.



17. Serial Interface

The serial interface consists of five channels: UART0 to UART4.

Each channel has an exclusive timer to generate the transmit/receive clock and operates independently. Figures 17.1 and 17.2 show block diagrams of UART0 to UART2 and UART3 and UART4, respectively. UARTi supports the following modes:

- Synchronous serial interface mode (for UART0 to UART4)
- Asynchronous serial interface mode (UART mode) (for UART0 to UART4)
- Special mode 1 (I²C mode) (for UART0 to UART2)
- Special mode 2 (for UART0 to UART2)

Figures 17.3 to 17.17 show registers associated with UARTi (i = 0 to 4).

Refer to the tables listing each mode for registers and pin settings.

Table 17.1 Comparison UART0 to UART4 Functions

	Mode/Function	UART0 to UART2	UART3, UART4
Synchronous serial interface mode		Available	Available
	Serial data logic inversion	Available	Not available
UART mode		Available	Available
	CTS/RTS function selection	Available	Available
	TXD and RXD I/O polarity selection	Available	Not available
Special mode 1 (I ² C mode)		Available	Not available
Special mode 2		Available	Not available




Figure 17.1 UARTi Block Diagram (i = 0 to 2)




Figure 17.2 UARTi Block Diagram (i = 3, 4)




Figure 17.3 Registers U0MR to U2MR




Figure 17.4 Registers U3MR and U4MR




Figure 17.5 Registers U0C0 to U2C0




Figure 17.6 Registers U3C0 and U4C0




Figure 17.7 Registers U0C1 to U2C1




Figure 17.8 Registers U3C1 and U4C1




Figure 17.9 U34CON Register






Figure 17.10 Registers U0SMR to U2SMR



RENESAS

Figure 17.11 Registers U0SMR2 to U2SMR2



Notes:

- 1. This bit is used in special mode 2.
- 2. Set the CRD bit in the UiC0 register to 1 (CTS function disabled) to use the SS function.
- 3. The ERR bit can only be set to 0. Writing 1 to this bit has no effect.
- 4. Bits DL2 to DL0 in I²C mode generate a digital delay for the SDAi output. Set these bits to 000b in all modes other than I²C mode.
- 5. When an external clock is selected, a delay of approximately 100 ns is added.

Figure 17.12 Registers U0SMR3 to U2SMR3




Figure 17.13 Registers U0SMR4 to U2SMR4




Figure 17.14 Registers U0BRG to U4BRG






Figure 17.15 Registers U0TB to U4TB



- 1. The ABT bit can only be set to 0.
- 2. Bits OER, FER, PER, and SUM become 0 when bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (reception disabled). When bits OER, FER, and PER all become 0, the SUM bit also becomes 0. Bits FER and PER become 0 when the lower byte in the UiRB register is read.
- 3. When bits SMD2 to SMD0 are 001b (synchronous serial interface mode) or 010b (I²C mode), these error flags are disabled and read as an undefined value.

Figure 17.16 Registers U0RB to U2RB



1. Bits OER, FER, PER, and SUM become 0 when bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (reception disabled). When bits OER, FER, and PER all become 0, the SUM bit also becomes 0. Bits FER and PER become 0 when the lower byte in the UiRB register is read.

Figure 17.17 Registers U3RB and U4RB

^{2.} When bits SMD2 to SMD0 are 001b (synchronous serial interface mode) or 010b (I²C mode), these error flags are disabled and read as an undefined value.

17.1 Synchronous Serial Interface Mode

The synchronous serial interface mode allows data transmission/reception synchronized with the transmit/receive clock. Table 17.2 lists specifications of synchronous serial interface mode.

Table 17.2 Synchronous Serial Interface Mode Specifications

Item	Specification		
Data format	8-bit character length		
Transmit/receive clock	• The CKDIR bit in the UiMR register is 0 (internal clock) (i = 0 to 4):		
	$\frac{fx}{2(m+1)}$ $fx = f1$, f8, f2n; m : UiBRG register setting value, 00h to FFh		
	The CKDIR bit is 1 (external clock): input to the CLKi pin		
Transmit/receive control	CTS function enabled, RTS function enabled, or CTS/RTS function disabled		
Transmit start conditions	The conditions for starting data transmission are as follows ⁽¹⁾ : • The TE bit in the UiC1 register is 1 (transmission enabled) • The TI bit in the UiC1 register is 0 (data held in the UiTB register) • Input level at the CTSi pin is low when the CTS function is selected		
Receive start conditions	The conditions for starting data reception are as follows ⁽¹⁾ : • The RE bit in the UiC1 register is 1 (reception enabled) • The TE bit in the UiC1 register is 1 (transmission enabled) • The TI bit in the UiC1 register is 0 (data held in the UiTB register) • Input level at the CTSi pin is low when the CTS function is selected		
Interrupt request generating timing	In transmit interrupt, one of the following conditions can be selected by setting the UiIRS bit in registers U0C1 to U2C1 and U34CON: • The UiIRS bit is 0 (transmit buffer is empty): when data is transferred from the UiTB register to the UARTi transmit register (when the transmission has started) • The UiIRS bit is 1 (transmission is completed): when data transmission from the UARTi transmit register is completed In receive interrupt, • When data is transferred from the UARTi receive register to the UiRB register (when the reception is completed)		
Error detection	Overrun error ⁽²⁾ This error occurs when the seventh bit of the next data is received before the UiRB register is read		
Other functions	CLK polarity Rising or falling edge of the transmit/receive clock for output and input of transmit/receive data Bit order selection LSB first or MSB first Continuous receive mode Data reception is enabled by a read access to the UiRB register Serial data logic inversion (UART0 to UART2) This function logically inverses transmit/receive data		

Notes:

- 1. When selecting an external clock, the following preconditions should be met:
 - The CLKi pin is held high when the CKPOL bit in the UiC0 register is set to 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge).
 - The CLKi pin is held low when the CKPOL bit is set to 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge).
- 2. The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).



Tables 17.3 and 17.4 list register settings. When UARTi operating mode is selected, a high is output at the TXDi pin until transmission starts (the TXDi pin is high-impedance when the N-channel open drain output is selected) (i = 0 to 4).

Figures 17.18 and 17.19 show examples of transmit and receive operations in synchronous serial interface mode, respectively.

Table 17.3 Register Settings in Synchronous Serial Interface Mode (for UART0 to UART2)

Register	Bits	Function	
UiMR	7 to 4	Set the bits to 0000b	
	CKDIR	Select either an internal clock or external clock	
	SMD2 to SMD0	Set the bits to 001b	
UiC0	UFORM	Select either LSB first or MSB first	
	CKPOL	Select a transmit/receive clock polarity	
	NCH	Select an output mode of the TXDi pin	
	CRD	Select CTS function enabled or disabled	
	TXEPT	Transmit register empty flag	
	2	Set the bit to 0	
	CLK1 and CLK0	Select a count source for the UiBRG register	
UiC1	7	Set the bit to 0	
	UiLCH	Set the bit to 1 to use logic inversion	
	UiRRM	Set the bit to 1 to use continuous receive mode	
	UilRS	Select a source for the UARTi transmit interrupt	
	RI	Receive complete flag	
	RE	Set the bit to 1 to enable data reception	
	TI	Transmit buffer empty flag	
	TE	Set the bit to 1 to enable data transmission/reception	
UiSMR	7 to 0	Set the bits to 00h	
UiSMR2	7 to 0	Set the bits to 00h	
UiSMR3	7 to 4	Set the bits to 0000b	
	NODC	Select a clock output mode	
	2 to 0	Set the bits to 000b	
UiSMR4	7 to 0	Set the bits to 00h	
UiBRG	7 to 0	Set the bit rate	
UiTB	7 to 0	Set the data to be transmitted	
UiRB	OER	Overrun error flag	
	7 to 0	Received data is read	

i = 0 to 2

Table 17.4 Register Settings in Synchronous Serial Interface Mode (for UART3 and UART4)

Register	Bits	Function
UiMR	7 to 4	Set the bits to 0000b
	CKDIR	Select an internal clock or external clock
	SMD2 to SMD0	Set the bits to 001b
UiC0	UFORM	Select either LSB first or MSB first
	CKPOL	Select a transmit/receive clock polarity
	5	Set the bit to 0
	CRD	Select CTS function enabled or disabled
	TXEPT	Transmit register empty flag
	2	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	RI	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	TI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission/reception
U34CON	UiRRM	Set the bit to 1 to use continuous receive mode
	UilRS	Select an interrupt source for UARTi transmit
IFS0	IFS05 and IFS04	Select input pins for CLK4, RXD4, and CTS4
	IFS03 and IFS02	Select input pins for CLK3, RXD3, and CTS3
UiBRG	7 to 0	Set the bit rate
UiTB	7 to 0	Set the data to be transmitted
UiRB	OER	Overrun error flag
	7 to 0	Received data can be read

i = 3, 4




Figure 17.18 Transmit Operation in Synchronous Serial Interface Mode




Figure 17.19 Receive Operation in Synchronous Serial Interface Mode

17.1.1 Reset Procedure on Transmit/Receive Error

When a transmit/receive error occurs in synchronous serial interface mode, follow the procedures below to perform a reset:

- A. Reset procedure for the UiRB register (i = 0 to 4)
 - (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
 - (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
 - (3) Set bits SMD2 to SMD0 to 001b (synchronous serial interface mode).
 - (4) Set the RE bit in the UiC1 register to 1 (reception enabled).
- B. Reset procedure for the UiTB register
 - (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
 - (2) Set bits SMD2 to SMD0 to 001b (synchronous serial interface mode).
 - (3) Irrespective of its status, set the TE bit in the UiC1 register to 1 (transmission enabled).

17.1.2 CLK Polarity

As shown in Figure 17.20, the polarity of the transmit/receive clock is selected using the CKPOL bit in the UiC0 register (i = 0 to 4).




Figure 17.20 Transmit/Receive Clock Polarity (i = 0 to 4)

17.1.3 LSB First and MSB First Selection

As shown in Figure 17.21, the bit order is selected by setting the UFORM bit in the UiC0 register (i = 0 to 4).




Figure 17.21 Bit Order (i = 0 to 4)

17.1.4 Continuous Receive Mode

In continuous receive mode, data reception is automatically enabled by a read access to the receive buffer register without writing dummy data to the transmit buffer register. To start data reception, however, dummy data is required to read the receive buffer register.

When the UiRRM bit in registers U0C1 to U2C1 and the U34CON register is set to 1 (continuous receive mode enabled), the TI bit in the UiC1 register becomes 0 (data held in the UiTB register) by a read access to the UiRB register (i = 0 to 4). In this UiRRM bit setting, no dummy data should be written to the UiTB register.

17.1.5 Serial Data Logic Inversion

When the UiLCH bit in the UiC1 register is 1 (data is logic inverted), the logical value written in the UiTB register is inverted before being transmitted (i = 0 to 2). The UiRB register is read as logic-inverted receive data. Figure 17.22 shows the logic inversion of serial data.




Figure 17.22 Serial Data Logic Inversion (i = 0 to 2)

17.1.6 CTS/RTS Function

CTS function controls data transmission using the $\overline{\text{CTSi}}/\overline{\text{RTSi}}$ pin (i = 0 to 4). When an input level at the pin becomes low, data transmission starts. If the input level changes to high during transmission, the transmission of the next data is stopped.

In synchronous serial interface mode, the transmitter is required to operate even during the receive operation. If CTS function is enabled, the input level at the $\overline{\text{CTSi/RTSi}}$ pin should be low to start data reception as well.

RTS function indicates receiver status using the CTSi/RTSi pin. When data reception is ready, the output level at the pin becomes low. It becomes high on the first falling edge of the CLKi pin.

17.2 Asynchronous Serial Interface Mode (UART Mode)

The UART mode enables data transmission/reception synchronized with an internal clock generated by a trigger on the falling edge of the start bit. Table 17.5 lists specifications of UART mode.

Table 17.5 UART Mode Specifications

Item	Specification
Data format	Start bit: 1-bit Data bit (data character): 7-bit, 8-bit, or 9-bit Parity bit: odd, even, or none Stop bit: 1-bit or 2-bit
Transmit/receive clock	The CKDIR bit in the UiMR register is 0 (internal clock) (i = 0 to 4):
	$\frac{fx}{16(m+1)}$ $fx = f1$, f8, f2n; m : UiBRG register setting value, 00h to FFh • The CKDIR bit is 1 (external clock) $\frac{fEXT}{16(m+1)}$ $fEXT$: Clock applied to the CLKi pin
Transmit/receive control	CTS function enabled, RTS function enabled, or CTS/RTS function disabled
Transmit start conditions	The conditions for starting data transmission are as follows: • The TE bit in the UiC1 register is 1 (transmission enabled) • The TI bit in the UiC1 register is 0 (data held in the UiTB register) • Input level at the CTSi pin is low when CTS function is selected
Receive start conditions	The conditions for starting data reception are as follows: • The RE bit in the UiC1 register is 1 (reception enabled) • The start bit is detected
Interrupt request generating timing	 In transmit interrupt, one of the following conditions can be selected by setting the UiIRS bit in registers U0C1 to U2C1 and the U34CON register: The UiIRS bit is 0 (transmit buffer is empty): when data is transferred from the UiTB register to the UARTi transmit register (when the transmission has started) The UiIRS bit is 1 (transmission is completed): when data transmission from the UARTi transmit register is completed In receive interrupt, When data is transferred from the UARTi receive register to the UiRB register (when reception is completed)
Error detection	 Overrun error (1) This error occurs when 1 bit prior to the stop bit (when 1 stop bit length is selected) or the first stop bit (when 2 stop bit length is selected) of the next data is received before the UiRB register is read Framing error This error occurs when the required number of stop bits is not detected Parity error This error occurs when an even number of 1's in parity and character bits is detected while the odd number is set, or vice versa. The parity should be enabled Error sum flag This flag becomes 1 when any of overrun error, framing error, or parity error occurs
Other functions	Bit order selection LSB first or MSB first Serial data logic inversion This function logically inverses transmit/receive data. The start bit and stop bit are not inverted TXD/RXD I/O polarity switching The output level from the TXD pin and the input level to the RXD pin are inverted. All I/O levels are inverted

Note:

1. The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).



Tables 17.6 and 17.7 list register settings. When UARTi operating mode is selected, a high is output at the TXDi pin until transmission starts (the TXDi pin is high-impedance when the N-channel open drain output is selected) (i = 0 to 4).

Figures 17.23 and 17.24 show examples of transmit operations in UART mode. Figure 17.25 shows an example of receive operation.

Table 17.6 Register Settings in UART Mode (UART0 to UART2)

Register	Bits	Function
UiMR	IOPOL	Select I/O polarity of pins TXD and RXD
	PRY and PRYE	Select parity enabled or disabled, and odd or even
	STPS	Select a stop bit length
	CKDIR	Select an internal clock or external clock
	SMD2 to SMD0	Set the bits to 100b in 7-bit character length
		Set the bits to 101b in 8-bit character length
		Set the bits to 110b in 9-bit character length
UiC0	UFORM	Select LSB first or MSB first in 8-bit character length. Set the bit
		to 0 in 7-bit or 9-bit character length
	CKPOL	Set the bit to 0
	NCH	Select an output mode for the TXDi pin
	CRD	Select CTS function enabled or disabled
	TXEPT	Transmit register empty flag
	2	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	7	Set the bit to 0
	UiLCH	Set the bit to 1 to use logic inversion
	UiRRM	Set the bit to 0
	UilRS	Select an interrupt source for UARTi transmission
	RI	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	TI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission
UiSMR	7 to 0	Set the bits to 00h
UiSMR2	7 to 0	Set the bits to 00h
UiSMR3	7 to 0	Set the bits to 00h
UiSMR4	7 to 0	Set the bits to 00h
UiBRG	7 to 0	Set the bit rate
UiTB	8 to 0	Set the data to be transmitted (1)
UiRB	OER, FER, PER, and SUM	Error flag
	8 to 0	Received data is read (1)
i = 0 to 2	<u> </u>	<u> </u>

i = 0 to 2

Note:

1. The bits used are as follows: 7-bit character length: bits 6 to 0

8-bit character length: bits 7 to 0 9-bit character length: bits 8 to 0



Table 17.7 Register Settings in UART Mode (UART3, UART4)

Register	Bits	Function
UiMR	PRY and PRYE	Select parity enabled or disabled, and odd or even
	STPS	Select a stop bit length
	CKDIR	Select an internal clock or external clock
	SMD2 to SMD0	Set the bits to 100b in 7-bit character length
		Set the bits to 101b in 8-bit character length
		Set the bits to 110b in 9-bit character length
UiC0	UFORM	Select LSB first or MSB first in 8-bit character length. Set the bit
		to 0 in 7-bit or 9-bit character length
	CKPOL	Set the bit to 0
	5	Set the bit to 0
	CRD	Select CTS function enabled or disabled
	TXEPT	Transmit register empty flag
	2	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	RI	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	TI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission
U34CON	UiRRM	Set the bit to 0
	UilRS	Select an interrupt source for UARTi transmission
UiBRG	7 to 0	Set the bit rate
IFS0	IFS05 and IFS04	Select input pins for CLK4, RXD4, and CTS4
	IFS03 and IFS02	Select input pins for CLK3, RXD3, and CTS3
UiTB	8 to 0	Set the data to be transmitted (1)
UiRB	OER, FER, PER, and SUM	Error flag
	8 to 0	Received data is read (1)

i = 3, 4

Note:

1. The bits used are as follows: 7-bit character length: bits 6 to 0

8-bit character length: bits 7 to 0 9-bit character length: bits 8 to 0




Figure 17.23 Transmit Operation in UART Mode (1/2) (i = 0 to 4)




Figure 17.24 Transmit Operation in UART Mode (2/2) (i = 0 to 4)




Figure 17.25 Receive Operation in UART Mode (i = 0 to 4)

17.2.1 Bit Rate

In UART mode, the bit rate is a clock frequency which is divided by a setting value of the UiBRG register and again divided by 16 (i = 0 to 4). Table 17.8 lists an example of bit rate setting.

Table 17.8 Bit Rate Setting

	Count Source of	Count Source of Peripheral Clock: 30 MHz		Peripheral Clock: 32 MHz	
Bit Rate (bps)	BRG	Setting value of	Actual bit rate	Setting value of	Actual bit rate
	BINO	BRG: n	(bps)	BRG: n	(bps)
1200	f8	194 (C2h)	1202	207 (CHh)	1202
2400	f8	97 (61h)	2392	103 (67h)	2404
4800	f8	48 (30h)	4783	51 (33h)	4808
9600	f1	194 (C2h)	9615	207 (CFh)	9615
14400	f1	129 (81h)	14423	138 (8Ah)	14388
19200	f1	97 (61h)	19133	103 (67h)	19231
28800	f1	64 (40h)	28846	68 (44h)	28986
31250	f1	59 (3Bh)	31250	63 (3Fh)	31250
38400	f1	48 (30h)	38265	51 (33h)	38462
51200	f1	36 (24h)	50676	38 (26h)	51282

17.2.2 Reset Procedure on Transmit/Receive Error

When a transmit/receive error occurs in UART mode, follow the procedure below to perform a reset:

- A. Reset procedure for the UiRB register (i = 0 to 4)
 - (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
 - (2) Set the RE bit in the UiC1 register to 1 (reception enabled).
- B. Reset procedure for the UiTB register
 - (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
 - (2) Set again bits SMD2 to SMD0 to either of 001b, 101b, or 110b.
 - (3) Irrespective of its status, set the TE bit in the UiC1 register to 1 (transmission enabled).

17.2.3 LSB First and MSB First Selection

As shown in Figure 17.26, the bit order is selected by setting the UFORM bit in the UiC0 register (i = 0 to 4). This function is available when the character length is 8-bit.




Figure 17.26 Bit Order (i = 0 to 4)

17.2.4 Serial Data Logic Inversion

When the UiLCH bit in the UiC1 register is 1 (data is logic inverted), the logical value written in the UiTB register is inverted before being transmitted (i = 0 to 2). The UiRB register is read as logic-inverted receive data. The parity bit is not inverted. Figure 17.27 shows the logic inversion of serial data.




Figure 17.27 Serial Data Logic Inversion (i = 0 to 2)

17.2.5 TXD and RXD I/O Polarity Inversion

The output level at the TXD pin and the input level at the RXD pin are inverted by this function. All I/O data levels, including the start bit, stop bit, and parity bit are inverted by setting the IOPOL bit in the UiMR register to 1 (inverted) (i = 0 to 2). Figure 17.28 shows TXD and RXD I/O polarity inversion.




Figure 17.28 TXD and RXD I/O Polarity Inversion (i = 0 to 2)

17.2.6 CTS/RTS Function

CTS function controls data transmission using the $\overline{\text{CTSi}/\text{RTSi}}$ pin (i = 0 to 4). When an input level at the pin becomes low, data transmission starts. If the input level changes to high during transmit operation, transmission of the next data is stopped.

RTS function indicates receiver status using the $\overline{\text{CTSi}/\text{RTSi}}$ pin. When the MCU is ready to receive data, the output level at the pin becomes low. It becomes high on the first falling edge of the CLKi pin.

17.3 Special Mode 1 (I²C Mode)

This mode uses an I²C-typed interface for communication. Table 17.9 lists specifications of the I²C mode.

Table 17.9 I²C Mode Specifications

Item	Specification		
Data format	8-bit character length		
Transmit/receive clock	In master mode • The CKDIR bit in the UiMR register is 0 (internal clock) (i = 0 to 2):		
	$\frac{fx}{2(m+1)}$ $fx = f1, f8, f2n$		
	<i>m</i> : UiBRG register setting value, 00h to FFh In slave mode		
	The CKDIR bit is 1 (external clock): input to the SCLi pin		
Transmit start conditions	The conditions for starting data transmission are as follows (1): • The TE bit in the UiC1 register is 1 (transmission enabled) • The TI bit in the UiC1 register is 0 (data held in the UiTB register)		
Receive start conditions	The conditions for starting data reception are as follows (1): • The RE bit in the UiC1 register is 1 (reception enabled) • The TE bit in the UiC1 register is 1 (transmission enabled) • The TI bit in the UiC1 register is 0 (data held in the UiTB register)		
Interrupt request generating timing	When any of the following is detected: START condition, STOP condition, NACK (not-acknowledge), or ACK (acknowledge)		
Error detection	Overrun error $^{(2)}$ This error occurs when the eighth bit of the next data is received before the UiRB register is read		
Other functions	 Arbitration lost Update timing of the ABT bit in the UiRB register can be selected SDAi digital delay No digital delay or two to eight cycles of digital delay of UiBRG count source Clock phase setting Clock delayed or no clock delay 		

Notes:

- 1. When an external clock is selected, the conditions should be met while the external clock signal is held high.
- 2. The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).

Table 17.10 lists register settings in I^2C mode, and Tables 17.11 and 17.12 list I^2C mode functions. Figure 17.29 shows a block diagram of I^2C mode, and Figure 17.30 shows timings for the transfer to the UiRB register and the interrupt (i = 0 to 2).

As shown in Tables 17.11 and 17.12, UARTi enters this mode when bits SMD2 to SMD0 in the UiMR register are set to 010b, and the IICM bit in the UiSMR register is set to 1 (i = 0 to 2). Since a transmit signal at the SDAi pin is output via the delay circuit, it changes after the SCLi pin is stably held low.




Figure 17.29 I²C Mode Block Diagram (i = 0 to 2)

Table 17.10 Register Settings in I²C Mode (i = 0 to 2)

Dogistor	Bits	Function					
Register	DILS	Master	Slave				
UiMR	IOPOL	Set the bit to 0					
	CKDIR	Set the bit to 0	Set the bit to 1				
	SMD2 to SMD0	Set the bit to 010b					
UiC0	7 to 4	Set the bits to 1011b					
	TXEPT	Transmit register empty flag					
	2	Set the bit to 0					
	CLK1 and CLK0	Select a count source for the UiBRG register	Disabled				
UiC1	7 to 5	Set the bits to 000b	•				
	UilRS	Set the bit to 1					
	RI	Receive complete flag					
	RE	Set the bit to 1 to enable data reception					
	TI	Transmit buffer empty flag					
	TE	Set the bit to 1 to enable data transmission/reception					
UiSMR	7 to 3	Set the bits to 00000b					
	BBS	Bus busy flag					
	ABC	Select an arbitration lost detection timing	Disabled				
	IICM	Set the bit to 1	•				
UiSMR2	7	Set the bit to 0					
	SDHI	Set the bit to 1 to disable the SDA output					
	SWC2	Set the bit to 1 to hold the SCL output at a forcible low					
	STC	Set the bit to 0	Set the bit to 1 to reset UARTi by detecting the START condition				
	ALS	Set the bit to 1 to stop the output at the SDAi pin to detect an arbitration lost	Set the bit to 0				
	SWC	Set the bit to 1 to hold a low output at the SCLi pin after receiving the eighth bit of the clock					
	CSC	Set the bit to 1 to enable clock synchronization	Set the bit to 0				
	IICM2	Refer to Tables 17.11 and 17.12					
UiSMR3	DL2 to DL0	Set the digital delay value of SDAi					
	4 to 2	Set the bit to 000b					
	СКРН	Refer to Tables 17.11 and 17.12					
	SSE	Set the bit to 0					
UiSMR4	SWC9	Set the bit to 0	Set the bit to 1 to hold a low output at the SCLi pin after receiving the ninth bit of the clock				
	SCLHI	Set the bit to 1 to stop the SCL output to detect STOP condition	Set the bit to 0				
	ACKC	Set the bit to 1 for ACK data output	1				
	ACKD	Select ACK or NACK					
	STSPSEL	Set the bit to 1 when any condition is output	Set the bit to 0				
	STPREQ	Set the bit to 1 to generate a STOP condition	Set the bit to 0				
	RSTAREQ	Set the bit to 1 to generate a repeated START condition	Set the bit to 0				
	STAREQ	Set the bit to 1 to generate a START condition	Set the bit to 0				
UiBRG	7 to 0	Set the bit rate	Disabled				
UiTB	8	Set the bit to 1 when transmitting. Set the bit to the value of the A0	CK bit when receiving				
	7 to 0	Set the data to be transmitted when transmitting. Set the register t					
UiRB	OER	Overrun error flag	-				
	ABT	Arbitration lost detection flag Disabled					
L	8	D0 is loaded immediately after a receive interrupt occurs. ACK or interrupt occurs	NACK is loaded after a transmit				
	7 to 0	D7 to D1 are read immediately after a receive interrupt occurs. D7 interrupt occurs	to D0 are read after a transmit				

Table 17.11 I^2C Mode Functions (i = 0 to 2) (1/2)

	Synchronous		I ² C Mode (S	MD2 to SMD0 are 010b,	IICM is 1)
	Serial Interface	IICM2	2 is 0	IICM	2 is 1
Function	Mode	(ACK/NACK interrupt)		(Transmit/red	eive interrupt)
	(SMD2 to SMD0 are 001b, IICM is 0)	CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)	CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)
Source of software interrupt numbers 39 to 41 (1) (refer to Figure 17.30)	_	START condi	tion or STOP	condition detection (refe	er to Table 17.13)
Source of software interrupt numbers 17, 19, and 33 ⁽¹⁾ (refer to Figure 17.30)	UARTi transmission: Transmission started or completed (selected using the UiIRS register)	NACK detection: Rising edge of the ninth bit of SCLi		UARTi transmission: Rising edge of the ninth bit of SCLi	UARTi transmission: Falling edge of the ninth bit of SCLi
Source of software interrupt numbers 18, 20, and 34 ⁽¹⁾ (refer to Figure 17.30)	UARTi reception: Receiving at eighth bit CKPOL is 0 (rising edge) CKPOL is 1 (falling edge)	ACK detectio edge of the n SCLi	•	UARTi reception: Falling of SCLi	g edge of the eighth bit
Data transfer timing from the UARTi receive register to the UiRB register	CKPOL is 0 (rising edge) CKPOL is 1 (falling edge)	Rising edge of the ninth bit of SCLi		Falling edge of the eighth bit of SCLi	Falling edge of the eighth bit and rising edge of the ninth bit of SCLi
UARTi transmit output delay	No delay	Delayed			
Pins P6_3, P6_7, P7_0	TXDi output	SDAi I/O			
Pins P6_2, P6_6, P7_1	RXDi input	SCLi I/O			
Pins P6_1, P6_5, P7_2	Select CLKi input or output	— (Not used in I ² C mode)			

Note:

- 1. Steps to change an interrupt source are as follows:
 - (1) Disable the interrupt of the corresponding software interrupt number.
 - (2) Change the source of interrupt.
 - (3) Set the IR bit of the corresponding software interrupt number to 0 (no interrupt requested).
 - (4) Set bits ILVL2 to ILVL0 of the corresponding software interrupt number.

Table 17.12 I^2C Mode Functions (i = 0 to 2) (2/2)

	Synchronous		I ² C Mode (S	MD2 to SMD0 are 010b,	IICM is 1)
Function	Serial Interface Mode (SMD2 to SMD0 are 001b, IICM is 0)	IICM2 is 0 (ACK/NACK interrupt)		IICM2 is 1 (Transmit/receive interrupt)	
		CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)	CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)
Read level at pins RXDi and SCLi	Readable irrespec	ctive of the po	rt direction bit	t	
Default output value at the SDAi pin	_		set in the port ct registers (i	Pi register if the I/O port = 0 to 7))	is selected by output
SCLi default and end values	_	High	Low	High	Low
DMA source (refer to Figure 17.30)	UARTi reception	ACK detection	on	UARTi reception: Falling of SCLi	g edge of the eighth bit
Store received data	The first to eighth bits of received data are stored into bits 0 to 7 in the UiRB register	The first to ei received data into bits 7 to 0 register	a are stored	The first to seventh bits of received data are stored into bits 6 to 0 in the UiRB register and the eighth bit is stored into bit 8	Same as on the left column on the first data storing. (1) The first to eighth bits of received data are stored into 7 to 0 bits in the UiRB register and the ninth bit is stored into bit 8 on the second data storing (2)
Read received data	The UiRB register status is read as it is		Bits 6 to 0 in the UiRB register are read as bits 7 to 1 and bit 8 is read as bit 0	Same as on the left column on the first read. ⁽¹⁾ The UiRB register status is read as it is on the second read ⁽²⁾	

Notes:

- 1. The first data transfer to the UiRB register starts on the rising edge of the eighth bit of SCLi.
- 2. The second data transfer to the UiRB register starts on the rising edge of the ninth bit of SCLi.




Figure 17.30 Timings for the Transfer and Interrupt to the UiRB Register (i = 0 to 2)

17.3.1 START Condition and STOP Condition Detection

The START condition and STOP condition are detected by their respective detectors.

The START condition detection interrupt request is generated by a high-to-low transition at the SDAi pin while the SCLi pin is held high (i = 0 to 2). The STOP condition detection interrupt request is generated by a low-to-high transition at the SDAi pin while the SCLi pin is held high.

The START condition detection interrupt shares interrupt control registers and vectors with the STOP condition detection interrupt. The BBS bit in the UiSMR register determines which interrupt is requested.

To detect a START condition or STOP condition, both set-up and hold times require at least six cycles of the peripheral clock (f1) as shown in Figure 17.31. To meet the condition for the Fast-mode specification, f1 must be at least 10 MHz.




Figure 17.31 START Condition and STOP Condition Detection Timing (i = 0 to 2)

17.3.2 START Condition and STOP Condition Generation

The START condition, repeated START condition, and STOP condition are generated by bits STAREQ, RSTAREQ, and STPREQ in the UiSMR4 register, respectively (i = 0 to 2). To output a START condition, set the STSPSEL bit in the UiSMR4 register to 1 (select START condition/STOP condition generation circuit) after setting the STAREQ bit to 1 (start). To output a repeated START condition or STOP condition, set the STSPSEL bit to 1 after setting RSTAREQ bit or STPREQ bit to 1, respectively. Table 17.13 and Figure 17.32 show the functions of the STSPSEL bit.

Table 17.13 STSPSEL Bit Functions

Function	STSPSEL is 0	STSPSEL is 1
START condition and STOP condition generation	Output is provided by the program with port (no auto generation by hardware)	START condition or STOP condition is output according to the STAREQ, RSTAREQ, or STPREQ bit
START condition and STOP condition interrupt request generating timing	When START condition or STOP condition is detected	When START condition or STOP condition generation is completed




Figure 17.32 STSPSEL Bit Functions (i = 0 to 2)

17.3.3 Arbitration

On the rising edge of the SCLi, the MCU compares the transmit data with the data input from the SDAi pin. If no match is found, the MCU performs arbitration by stopping the SDAi output.

The update timing for the ABT bit in the UiRB register is selected by setting the ABC bit in the UiSMR register (i = 0 to 2).

When the ABC bit is 0 (update every bit), the ABT bit becomes 1 (detected (lose)) as soon as a data discrepancy is detected. If not detected, the ABT bit becomes 0 (not detected (win)). When the ABC bit is 1 (update every byte), the ABT bit becomes 1 on the falling edge of the eighth bit of the SCLi if any discrepancy is detected. In this ABC bit setting, set the ABT bit to 0 to start the next 1-byte transfer.

When the ALS bit in the UiSMR2 register is 1 (stop the SDAi output), the SDAi pin becomes high-impedance as the ABT bit becomes 1 when an arbitration lost occurs.

17.3.4 SCL Control and Clock Synchronization

Data transmission/reception in I²C mode uses the transmit/receive clock as shown in Figure 17.30. The clock speed increase makes it difficult to secure the required time for ACK generation and data transmit procedure. I²C mode supports a function of wait-state insertion to secure this required time and a function of clock synchronization with a wait-state inserted by other devices.

The SWC bit in the UiSMR2 register is used to insert a wait-state for ACK generation (i = 0 to 2). When the SWC bit is 1 (hold the SCLi pin low after the eighth bit is received), the SCLi pin is held low on the falling edge of the eighth bit of the SCLi. When the SWC bit is 0 (no wait-state/wait-state cleared), the SCLi line is released.

When the SWC2 bit in the UiSMR2 register is 1 (hold the SCLi pin low), the SCLi pin is forced low even during transmission or reception. When the SWC2 bit is 0 (output the transmit/receive clock at the SCLi pin), the SCLi line is released to output the transmit/receive clock.

The SWC9 bit in the UiSMR4 register is used to insert a wait-state for checking received acknowledge bits. While the CKPH bit in the UiSMR3 register is 1 (clock delayed), when the SWC9 bit is set to 1 (hold the SCLi pin low after the ninth bit is received), the SCLi pin is held low on the falling edge of the ninth bit of the SCLi. When the SWC9 bit is set to 0 (no wait-state/wait-state cleared), the SCLi line is released.




Figure 17.33 Wait-state Insertion Using the SWC or SWC9 Bit (i = 0 to 2)

The CSC bit in the UiSMR2 register is used to synchronize an internally generated clock with the clock applied to the SCLi pin. For example, if a wait-state is inserted from another device, the two clocks are not synchronized. While the CSC bit is 1 (clock synchronization enabled) and the internal clock is held high, when a high at the SCLi pin changes to low, the internal clock becomes low in order to reload the value of the UiBRG register and to resume counting. While the SCLi pin is held low, when the internal clock changes from low to high, the count is stopped until the SCLi pin becomes high. That is, the UARTi transmit/receive clock is the logical AND of the internal clock and the SCLi. The synchronized period starts from one clock prior to the first synchronized clock and ends when the ninth clock is completed. The CSC bit can be set to 1 only when the CKDIR bit in the UiMR register is 0 (internal clock).

The SCLHI bit in the UiSMR4 register is used to leave the SCLi pin open when another master generates a STOP condition while the master is in transmit/receive operation. If the SCLHI bit is set to 1 (stop SCLi output), the SCLi pin is open (the pin is high-impedance) when a STOP condition is detected and the clock output is stopped.




Figure 17.34 Clock Synchronization (i = 0 to 2)

17.3.5 SDA Output

Values set to bits 8 to 0 (D8 to D0) in the UiTB register are output starting from D7 to D0, and lastly D8, which is a bit for the acknowledge signal (i = 0 to 2). When transmitting, D8 should be set to 1 to free the bus. When receiving, D8 should be set to ACK or NACK.

Bits DL2 to DL0 in the UiSMR3 register set a delay time of the SDAi on the falling edge of the SCLi. Based on the UiBRG count source, the delay time can be selected from zero cycles (no delay) or two to eight cycles.

The SDAi pin can be high-impedance at any given time once the SDHI bit in the UiSMR2 register is set to 1 (stop the output). Output at the SDAi pin is low if an I/O port is selected for the SDAi and the pin is specified as the output port after selecting I²C mode. In this case, if the SDHI bit is 1, the SDAi pin becomes high-impedance.

When the SDHI bit is rewritten while the SCLi pin is held high, a START condition or STOP condition is generated. When it is rewritten immediately before the rising edge of SCLi, arbitration lost may be accidently detected. Therefore, the SDHI bit should be rewritten so the SDAi pin level changes while the SCLi pin is low.

17.3.6 SDA Input

When the IICM2 bit in the UiSMR2 register is 0 (use ACK/NACK interrupt), the first 8 bits of received data (D7 to D0) are stored into bits 7 to 0 in the UiRB register and the ninth bit (ACK/NACK) is stored into bit 8 (i = 0 to 2).

When the IICM2 bit is 1, the first 7 bits of received data (D7 to D1) are stored into bits 6 to 0 in the UiRB register and eighth bit (D0) is stored into bit 8.

If the IICM2 bit is 1 and the CKPH bit in the UiSMR3 register is 1 (clock delayed), the same data that is set when the IICM2 bit is 0 can be read. To read this data, read the UiRB register after data in the ninth bit is latched on the rising edge of the SCLi.

17.3.7 Acknowledge

When data is to be received in master mode, ACK is output after 8 bits are received by setting the UiTB register to 00FFh as dummy data. When the STSPSEL bit in the UiSMR4 register is 0 (select serial I/O circuit) and the ACKC bit is 1 (ACK data output), the value of the ACKD bit is output at the SDAi pin (i = 0 to 2).

If the IICM2 bit is 0, a NACK interrupt request is generated when the SDAi pin is high on the rising edge of the ninth bit of the SCLi. An ACK interrupt request is generated when the SDAi pin is low.

When the DMA request source is "UARTi receive interrupt request or ACK interrupt request", the DMA transfer starts when an ACK is detected.

17.3.8 Transmit/Receive Operation Reset

When the CKDIR bit in the UiMR register is 1 (external clock), the STC bit in the UiSMR2 register is 1 (initialize the circuit), and a START condition is detected, the following three operations are performed (i = 0 to 2):

- The transmit register is reset and the UiTB register value is transferred to the transmit register. New data transmission starts on the falling edge of the first bit of the next SCLi as transmit clock. The transmit register value before the reset is output at the SDAi pin in the period from the falling edge of the SCLi until the first data output.
- The receive register is reset and the new data reception starts on the falling edge of the first bit of the next SCLi.
- The SWC bit in the UiSMR2 register becomes 1 (hold the SCLi pin low after the eighth bit is received).

The TI bit in the UiC1 register does not change when using this function to start the UARTi transmission/reception.



17.4 Special Mode 2

Special mode 2 enables serial communication between one or multiple masters and multiple slaves. The \overline{SSi} input pin controls serial bus communication (i = 0 to 2). Table 17.14 lists specifications of special mode 2.

Table 17.14 Special Mode 2 Specifications

Item	Specification
Data format	8-bit character length
Transmit/receive clock	 The CKDIR bit in the UiMR register is set to 0 (internal clock) (i = 0 to 2): fx 2(m+1) fx = f1, f8, f2n m: UiBRG register setting value, 00h to FFh The CKDIR bit is set to 1 (external clock): input to the CLKi pin
Transmit/receive control	SS function
Transmit start conditions	The conditions for starting data transmission are as follows (1): • The TE bit in the UiC1 register is 1 (transmission enabled) • The TI bit in the UiC1 register is 0 (data held in the UiTB register)
Receive start conditions	The conditions for starting data reception are as follows (1): • The RE bit in the UiC1 register is 1 (reception enabled) • The TE bit in the UiC1 register is 1 (transmission enabled) • The TI bit in the UiC1 register is 0 (data held in the UiTB register)
Interrupt request generating timing	In transmit interrupt, one of the following conditions can be selected by setting the UiIRS bit in registers U0C1 to U2C1: • The UiIRS bit is 0 (transmit buffer is empty): when data is transferred from the UiTB register to the UARTi transmit register (when the transmission has started) • The UiIRS bit is 1 (transmission is completed): when data transmission from the UARTi transmit register is completed In receive interrupt, • When data is transferred from the UARTi receive register to the UiRB register (when the reception is completed)
Error detection	Overrun error ⁽²⁾ This error occurs when the seventh bit of the next data has been received before reading the UiRB register
Other functions	CLK polarity Rising or falling edge of the transmit/receive clock for transfer data input and output Bit order selection LSB first or MSB first Continuous receive mode Data reception is enabled by a read access to the UiRB register Serial data logic inversion This function logically inverses transmit/receive data Clock phase selection One of four combinations of transmit/receive clock polarity and phases SSi input pin function Output pin can be high-impedance when the SSi pin is high

Notes:

- 1. When selecting an external clock, the following preconditions should be met:
 - The CLKi pin is held high when the CKPOL bit in the UiC0 register is 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge).
 - The CLKi pin is held low when the CKPOL bit is 1 (transmit data output on the rising edge of the transmit/ receive clock and receive data input on the falling edge).
- 2. The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).

Table 17.15 lists register settings in special mode 2.

Table 17.15 Register Settings in Special Mode 2 (i = 0 to 2)

Register	Bits	Function	
UiMR	7 to 4	Set the bits to 0000b	
	CKDIR	Set the bit to 0 in master mode and set it to 1 in slave mode	
	SMD2 to SMD0	Set the bits to 001b	
UiC0	UFORM	Select either LSB first or MSB first	
	CKPOL	Clock phase can be set by the combination of bits CKPOL and CKPH in the UiSMR3 register	
	NCH	Select an output mode for the TXDi pin	
	CRD	Set the bit to 1	
	TXEPT	Transmit register empty flag	
	2	Set the bit to 0	
	CLK1 and CLK0	Select a count source for the UiBRG register	
UiC1	7 and 6	Set the bits to 00b	
	UiRRM	Set the bit to 1 to use continuous receive mode	
	UilRS	Select a source for UARTi transmit interrupt	
	RI	Receive complete flag	
	RE	Set the bit to 1 to enable data reception	
	TI	Transmit buffer empty flag	
	TE	Set the bit to 1 to enable data transmission/reception	
UiSMR	7 to 0	Set the bits to 00h	
UiSMR2	7 to 0	Set the bits to 00h	
UiSMR3	7 to 5	Set the bits to 000b	
	ERR	Mode fault flag	
	NODC	Set the bit to 0	
	DINC	Set to 0 in master mode and set to 1 in slave mode	
	СКРН	Clock phase can be set by the combination of bits CKPH and CKPOL in the UiC0 register	
	SSE	Set the bit to 1	
UiSMR4	7 to 0	Set the bits to 00h	
UiBRG	7 to 0	Set the bit rate	
UiTB	7 to 0	Set the data to be transmitted	
UiRB	OER	Overrun error flag	
	7 to 0	Received data is read	

17.4.1 \overline{SSi} Input Pin Function (i = 0 to 2)

Special mode 2 is selected by setting the SSE bit in the UiSMR3 register to 1 (SS function enabled). The CTSi/RTSi/SSi pin functions as SSi input.

The DINC bit in the UiSMR3 register determines which MCU performs as a master or slave.

When multiple MCUs perform as masters (multi-master system), the \overline{SSi} pin setting determines which master MCU is active and when.

17.4.1.1 SS Function in Slave Mode

When the DINC bit is 1 (slave mode) while input at the \overline{SSi} pin is high, the STXDi pin becomes high-impedance and the clock input at the CLKi pin is ignored. When input at the \overline{SSi} pin is low, the clock input is valid and serial data is output from the STXDi pin to enable serial communication.

17.4.1.2 SS Function in Master Mode

When the DINC bit is 0 (master mode) while input at the \overline{SSi} pin is high, which means there is the only one master MCU or no other master MCU is active, the MCU as master starts communication. The master provides the transmit/receive clock output at the CLKi pin. When input at the \overline{SSi} pin is low, which means that there are more masters, pins TXDi and CLKi become high-impedance. This error is called a mode fault. It can be verified using the ERR bit in the UiSMR3 register. The ongoing data transmission/reception does not stop even if a mode fault occurs. To stop transmission/reception, bits SMD2 to SMD0 in the UiMR register should be set to 000b (serial interface disabled).




Figure 17.35 Serial Bus Communication Control with the SSi Pin

17.4.2 Clock Phase Setting

The CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register select one of four combinations of transmit/receive clock polarity and serial clock phase (i = 0 to 2).

The transmit/receive clock phase and polarity should be identical for the master device and the communicating slave device.

17.4.2.1 Transmit/Receive Timing in Master Mode

When the DINC bit is 0 (master mode), the CKDIR bit in the UiMR register should be set to 0 (internal clock) to generate the clock. Figure 17.36 shows transmit/receive timing of each clock phase.




Figure 17.36 Transmit/Receive Timing in Master Mode

17.4.2.2 Transmit/Receive Timing in Slave Mode

When the DINC bit is 1 (slave mode), the CKDIR bit in the UiMR register should be set to 1 (external clock).

When the CKPH bit is 0 (no clock delay) while input at the \overline{SSi} pin is high, the STXDi pin becomes high-impedance. When input at the \overline{SSi} pin is low, the conditions for data transmission are all met, but output is undefined. Then the data transmission/reception starts synchronizing with the clock. Figure 17.37 shows the transmit/receive timing.

When the CKPH bit is 1 (clock delayed) while input at the \overline{SSi} pin is high, the STXDi pin becomes high-impedance. When input at the \overline{SSi} pin is low, the first data is output. Then the data transmission starts synchronizing with the clock. Figure 17.38 shows the transmit/receive timing.




Figure 17.37 Transmit/Receive Timing in Slave Mode (CKPH = 0)




Figure 17.38 Transmit/Receive Timing in Slave Mode (CKPH = 1)

17.5 Notes on Serial Interface

17.5.1 Changing the UiBRG Register (i = 0 to 4)

• Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When these bits are changed, the UiBRG register must be set again.

When a clock is input immediately after the UiBRG register is set to 00h, the counter may become
FFh. In this case, it requires extra 256 clocks to reload 00h to the register. Once 00h is reloaded,
the counter performs the operation without dividing the count source according to the setting.

17.5.2 Synchronous Serial Interface Mode

17.5.2.1 Selecting an External Clock

- If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register is 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge), or while the external clock is held low when the CKPOL bit is 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge) (i = 0 to 4):
 - The TE bit in the UiC1 register is 1 (transmission enabled).
 - The RE bit in the UiC1 register is 1 (reception enabled). This bit setting is not required when only transmitting.
 - The TI bit in the UiC1 register is 0 (data held in the UiTB register).

17.5.2.2 Receive Operation

- In synchronous serial interface mode, the transmit/receive clock is controlled by the transmit control circuit. Set UARTi-associated registers for a transmit operation, even if the MCU is used only for receive operation (i = 0 to 4). Dummy data is output from the TXDi pin while receiving when the TXDi pin is set to output mode.
- When data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data held in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). In this case, the UiRB register becomes undefined. If an overrun error occurs, the IR bit in the SiRIC register does not change to 1.

17.5.3 Special Mode 1 (I²C Mode)

• To generate a START condition, STOP condition, or repeated START condition, set the STSPSEL bit in the UiSMR4 register to 0 (i = 0 to 2). Then, wait at least a half clock cycle of the transmit/ receive clock to change the condition generate bits (STAREQ, RSTAREQ, or STPREQ bit) from 0 to 1.



17.5.4 Reset Procedure on Communication Error

Operations which result in communication errors such as rewriting function select registers during transmission/reception should not be performed. Follow the procedure below to reset the internal circuit once the communication error occurs in the following cases: when the operation above is performed by a receiver or transmitter or when a bit slip is caused by noise.

A. Synchronous Serial Interface Mode

- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled) (i = 0 to 4).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

B. UART Mode

- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit character length), 101b (UART mode, 8-bit character length), or 110b (UART mode, 9-bit character length).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

18. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter with a capacitive coupling amplifier.

A/D converted results are stored in the A/D registers corresponding to selected pins. Results are stored in the AD00 register only when the DMAC operating mode is enabled.

When the A/D converter is not in use, power consumption can be reduced by setting the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). This bit setting enables the power supply from the VREF pin to the resistor ladder to stop.

Table 18.1 lists specifications of the A/D converter. Figure 18.1 shows a block diagram of the A/D converter. Figures 18.2 to 18.8 show registers associated with the A/D converter.



Table 18.1 A/D Converter Specifications

Item	Specification
A/D conversion method	Capacitance-based successive approximation
Analog input voltage (1)	0 V to AVCC (VCC)
Operating clock, ϕ AD (2)	fAD, fAD divided by 2, fAD divided by 3, fAD divided by 4, fAD divided by 6, or
	fAD divided by 8
Resolution	8 bits or 10 bits
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweet mode 0, repeat
	sweep mode 1, multi-port single sweep mode, multi-port repeat sweep mode 0,
	and self test mode
Analog input pins (3)	34
	8 pins each for AN, AN0, AN2, and AN15
	2 function-extended input pins (ANEX0 and ANEX1)
A/D conversion start	Software trigger
conditions	The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a
	program
	• External trigger (retrigger is enabled)
	An input signal at the ADTRG pin switches from high to low after the ADST bit
	is set to 1 by a program
	Hardware trigger (retrigger is enabled)
	Generation of a timer B2 interrupt request which has passed through the
	circuit to set an interrupt generating frequency in the three-phase motor
	control timers after the ADST bit is set to 1 by a program • Generation of a timer A0 interrupt request after the ADST bit is set to 1
Conversion rates per pin	
Conversion rates per pin	49 φAD cycles at 8-bit resolution
	59 φAD cycles at 0-bit resolution
	including 2 φAD cycles for sampling time
	• With sample and hold function
	28 φAD cycles at 8-bit resolution
	33 \$\phi AD cycles at 10-bit resolution
	including 3 ∮AD cycles for sampling time

Notes:

- 1. The analog input voltage is not dependent on whether the sample and hold function is enabled or disabled.
- 2. The φAD frequency should be as follows:
 - When VCC = 4.2 to 5.5 V, 16 MHz or below
 - When VCC = 3.0 to 4.2 V, 10 MHz or below
 - When not using the sample and hold function, 250 kHz or above
 - When using the sample and hold function, 1 MHz or above
- 3. When AVCC = VREF = VCC, A/D input voltage for pins AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1 should be VCC or lower.





Figure 18.1 A/D Converter Block Diagram




Notes:

- 1. When this register is rewritten during an A/D conversion, the converted result is undefined.
- 2. Set the analog input pins again after changing the A/D operating mode.
- 3. This bit setting is enabled in one-shot mode or repeat mode.
- 4. Select a port from AN, AN0, AN2, or AN15 by using bits APS1 and APS0 in the AD0CON2 register.
- 5. When the MSS bit in the AD0CON3 register is 1 (multi-port sweep mode enabled), set bits MD1 and MD0 to 10b for multi-port single sweep mode and 11b for multi-port repeat sweep mode 0.
- 6. Set bits MD1 and MD0 to 10b or 11b when the MSS bit in the AD0CON3 register is 1.
- 7. To use the external trigger or the hardware trigger, select the source of the trigger by setting bits TRG1 and TRG0 in the AD0CON2 register. Then set the ADST bit to 1 after setting the TRG bit to 1.
- 8. The ϕ AD frequency should be as follows: 16 MHz or below when VCC = 5 V, 10 MHz or below when VCC = 3.3 V

The ϕ AD frequency is selected from the combination of bits CKS0, CKS1, and CKS2 shown as below:

CKS2 Bit in the AD0CON3 Register	CKS0 Bit in the AD0CON0 Register	CKS1 Bit in the AD0CON1 Register	φΑD
0	0	0	fAD divided by 4
		1	fAD divided by 3
	1	0	fAD divided by 2
		1	fAD
1	0	0	fAD divided by 8
		1	fAD divided by 6

Figure 18.2 AD0CON0 Register



Notes:

- 1. When this register is rewritten during A/D conversion, the converted result is undefined.
- 2. This bit setting is enabled in single sweep mode, repeat sweep mode 0, repeat sweep mode 1, multi-port single sweep mode, or multi-port repeat sweep mode 0.
- 3. Select a port from AN, AN0, AN2, or AN15 by using bits APS1 and APS0 in the AD0CON2 register.
- 4. These pins are commonly used in A/D conversion when the MD2 bit is set to 1.
- 5. Set bits SCAN1 and SCAN0 to 11b in multi-port single sweep mode or multi-port repeat sweep mode 0.
- 6. When the MSS bit in the AD0CON3 register is 1 (multi-port sweep mode enabled), set the MD2 bit to 0.
- 7. Refer to the note on the CKS0 bit in the AD0CON0 register.
- 8. This bit controls the reference voltage to the A/D converter. It does not affect VREF performance of the D/A converter.
- 9. Do not set the VCUT bit to 0 during A/D conversion.
- 10. When the VCUT bit is switched from 0 to 1, wait at least 1 µs before starting A/D conversion.
- 11.Bits OPA1 and OPA0 can be set to 01b or 10b only in one-shot mode or repeat mode. Set them to 00b or 11b in other modes.
- 12.Set bits OPA1 and OPA0 to 00b when the MSS bit in the AD0CON3 register is 1 (multi-port sweep mode enabled).

Figure 18.3 AD0CON1 Register







Figure 18.4 AD0CON2 Register




Notes:

- 1. When this register is rewritten during A/D conversion, the converted result is undefined.
- 2. This register may be read incorrectly during A/D conversion. It should be read or written after the A/D converter stops operating.
- 3. To set the MSS bit to 1, the DUS bit should be also set to 1.
- 4. When the DUS bit is set to 1, all A/D converted results are stored into the AD00 register.
- 5. Configure DMAC when it is used to transfer converted results.
- 6. To set the MSS bit to 1:
 - Set the MD2 bit in the AD0CON1 register to 0 (mode other than repeat sweep mode 1).
 - Set bits APS1 and APS0 in the AD0CON2 register to 01b (AN15_0 to AN15_7).
 - Set bits OPA1 and OPA0 in the AD0CON1 register to 00b (no use of ANEX0 or ANEX1).
- 7. Refer to the note on the CKS0 bit in the AD0CON0 register.
- 8. This bit setting is enabled when the MSS bit is set to 1. The read value is undefined when the MSS bit is set to 0.


Figure 18.5 AD0CON3 Register

18. A/D Converter R32C/152 Group




- 1. When this register is rewritten during A/D conversion, the converted result is undefined.
- 2. A 8-bit read access to this register should be performed.
- 3. When the MSS bit in the AD0CON3 register is 0 (multi-port sweep mode disabled), set bits MSP11 and MPS10 to 00b. When it is 1 (multi-port sweep mode enabled), set them to any value other than 00b.

Figure 18.6 AD0CON4 Register



- 1. When this register is rewritten during A/D conversion, the converted result is undefined.
- 2. An 8-bit read access to this register should be performed.
- 3. Appropriate evaluation for each system should be performed since A/D converted result for open-circuit detection varies with external circuits.
- 4. To use the self test assist or open-circuit detection assist, set the SMP bit in the AD0CON2 register to 1 (with sample and hold function).

Figure 18.7 AD0CON5 Register



- 1. If this register is read by a program while the DMAC is configured to transfer converted results, the value is undefined.
- 2. The register value written while the A/D converter stops operating is undefined.
- 3. Only the AD00 register is available when the DUS bit in the AD0CON3 register is 1 (DMAC operating mode enabled). Other registers are undefined.
- 4. When a converted result is transferred by DMAC at 10-bit mode, the DMAC should be set for a 16-bit transfer.

Figure 18.8 Registers AD00 to AD07

18.1 Mode Descriptions

18.1.1 One-shot Mode

In one-shot mode, the analog voltage applied to a selected pin is converted into a digital code only once. Table 18.2 lists specifications of one-shot mode.

Table 18.2 One-shot Mode Specifications

Item	Specification				
Function	Converts the analog voltage applied to a pin into a digital code only once. T pin is selected by setting bits CH2 to CH0 in the AD0CON0 register, bits OF and OPA0 in the AD0CON1 register, and bits APS1 and APS0 in the AD0CO register				
Start conditions	 When the TRG bit in the AD0CON0 register is 0 (software trigger) The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program. When the TRG bit is 1 (external trigger or hardware trigger) Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source. When 00b is selected, an input signal at the ADTRG pin switches from high to low after the ADST bit is set to 1 by a program. When 01b is selected, generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program. When 10b is selected, generation of a timer A0 interrupt request after the ADST bit is set to 1 				
Stop conditions	 A/D conversion is completed (the ADST bit is set to 0 when the software trigger is selected) The ADST bit is set to 0 (A/D conversion stopped) by a program 				
Interrupt request	When A/D conversion is completed, an interrupt request is generated				
generation timing Input pin to be selected	One pin is selected from among AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to				
Reading A/D converted result	AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1 When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled) Read the AD0j register corresponding to the selected pin (j = 0 to 7) When the DUS bit is 1 (DMAC operating mode enabled) Configure the DMAC (refer to 12. "DMAC"). Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space. Do not read the AD00 register by a program				

18.1.2 Repeat Mode

In repeat mode, the analog voltage applied to a selected pin is repeatedly converted into a digital code. Table 18.3 lists specifications of repeat mode.

Table 18.3 Repeat Mode Specifications

Item	Specification				
Function	Converts the analog voltage input to a pin into a digital code repeatedly. The pin				
	is selected by setting bits CH2 to CH0 in the AD0CON0 register, bits OPA1 and				
	OPA0 in the AD0CON1 register, and bits APS1 and APS0 in the AD0CON2				
	register				
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger)				
	The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.				
	When the TRG bit is 1 (external trigger or hardware trigger)				
	Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger				
	request source.				
	• When 00b is selected,				
	an input signal at the ADTRG pin switches from high to low after the ADST bit				
	is set to 1 by a program.				
	When 01b is selected,				
	generation of a timer B2 interrupt request which has passed through the				
	circuit to set the interrupt generating frequency in the three-phase motor				
	control timers after the ADST bit is set to 1 by a program.				
	When 10b is selected,				
	generation of a timer A0 interrupt request after the ADST bit is set to 1				
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program				
Interrupt request	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode				
generation timing	disabled), no interrupt request is generated.				
	When the DUS bit is 1 (DMAC operating mode enabled), each time A/D				
	conversion is completed, an interrupt request is generated				
Analog voltage input	One pin is selected from among AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to				
pins	AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1				
Reading A/D converted	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode				
result	disabled)				
	Read the AD0j register corresponding to the selected pin (j = 0 to 7)				
	When the DUS bit is 1 (DMAC operating mode enabled)				
	When the converted result is transferred by DMAC				
	Configure the DMAC (refer to 12. "DMAC").				
	Then the A/D converted result is stored in the AD00 register after the				
	conversion is completed. The DMAC transfers the converted result from the				
	AD00 register to a given memory space.				
	Do not read the AD00 register by a program				
	When the converted result is transferred by a program				
	Read the AD00 register after the IR bit in the AD0IC register becomes 1. Set				
	the IR bit back to 0				

18.1.3 Single Sweep Mode

In single sweep mode, the analog voltage applied to selected pins is converted one-by-one into a digital code. Table 18.4 lists specifications of single sweep mode.

Table 18.4 Single Sweep Mode Specifications

Item	Specification				
Function	Converts the analog voltage input to a set of pins into a digital code one-by-one.				
	The pins are selected by setting bits SCAN1 and SCAN0 in the AD0CON1				
	register and bits APS1 and APS0 in the AD0CON2 register				
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger)				
	The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by				
	a program.				
	When the TRG bit is 1 (external trigger or hardware trigger)				
	Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger				
	request source.				
	• When 00b is selected,				
	an input signal at the ADTRG pin switches from high to low after the ADST bit				
	is set to 1 by a program.				
	When 01b is selected,				
	generation of a timer B2 interrupt request which has passed through the				
	circuit to set the interrupt generating frequency in the three-phase motor				
	control timers after the ADST bit is set to 1 by a program.				
	When 10b is selected,				
	generation of a timer A0 interrupt request after the ADST bit is set to 1				
Stop conditions	A/D conversion is completed (the ADST bit is set to 0 when the software				
	trigger is selected)				
	The ADST bit is set to 0 (A/D conversion stopped) by a program				
Interrupt request	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode				
generation timing	disabled) when a sweep is completed, an interrupt request is generated.				
	When the DUS bit is 1 (DMAC operating mode enabled), each time A/D				
	conversion is completed, an interrupt request is generated				
Analog voltage input	Selected from a group of 2 pins (ANi_0 and ANi_1), 4 pins (ANi_0 to ANi_3), 6				
pins	pins (ANi_0 to ANi_5), or 8 pins (ANi_0 to ANi_7) (i = no value, 0, 2, 15)				
Reading A/D converted	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode				
result	disabled)				
	Read the AD0j register corresponding to the selected pin (j = 0 to 7)				
	When the DUS bit is 1 (DMAC operating mode enabled)				
	Configure the DMAC (refer to 12. "DMAC").				
	Then the A/D converted result is stored in the AD00 register after the				
	conversion is completed. The DMAC transfers the converted result from the				
	AD00 register to a given memory space.				
	Do not read the AD00 register by a program				

18.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, the analog voltage applied to selected pins is repeatedly converted into a digital code. Table 18.5 lists specifications of repeat sweep mode 0.

Table 18.5 Repeat Sweep Mode 0 Specifications

Item	Specification					
Function	Converts the analog voltage input to a set of pins into a digital code repeatedly.					
	The pins are selected by setting bits SCAN1 and SCAN0 in the AD0CON1					
	register and APS1 and APS0 in the AD0CON2 register					
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger)					
	The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by					
	a program.					
	When the TRG bit is 1 (external trigger or hardware trigger)					
	Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger					
	request source.					
	When 00b is selected,					
	an input signal at the ADTRG pin switches from high to low after the ADST bit					
	is set to 1 by a program.					
	• When 01b is selected,					
	generation of a timer B2 interrupt request which has passed through the					
	circuit to set the interrupt generating frequency in the three-phase motor					
	control timers after the ADST bit is set to 1 by a program.					
	• When 10b is selected,					
	generation of a timer A0 interrupt request after the ADST bit is set to 1					
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program					
Interrupt request	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode					
generation timing	disabled), no interrupt request is generated.					
	When the DUS bit is 1 (DMAC operating mode enabled), each time A/D					
	conversion is completed, an interrupt request is generated					
Analog voltage input	Selected from a group of 2 pins (ANi_0 and ANi_1), 4 pins (ANi_0 to ANi_3), 6					
pins	pins (ANi_0 to ANi_5), or 8 pins (ANi_0 to ANi_7) (i = no value, 0, 2, 15)					
Reading A/D converted	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode					
result	disabled)					
	Read the AD0j register corresponding to the selected pin (j = 0 to 7)					
	When the DUS bit is 1 (DMAC operating mode enabled)					
	When the converted result is transferred by DMAC					
	Configure the DMAC (refer to 12. "DMAC").					
	Then the A/D converted result is stored in the AD00 register after the					
	conversion is completed. The DMAC transfers the converted result from the					
	AD00 register to a given memory space.					
	Do not read the AD00 register by a program					
	When the converted result is transferred by a program					
	Read the AD00 register after the IR bit in the AD0IC register becomes 1. Set					
	the IR bit back to 0					
	THE IT DIE DACK TO O					

18.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, the analog voltage applied to eight selected pins including one to four prioritized pins is repeatedly converted into a digital code. Table 18.6 lists specifications of repeat sweep mode 1.

Table 18.6 Repeat Sweep Mode 1 Specifications

Item	Specification				
Function	The analog voltage applied to eight selected pins including one to four prioritized				
	pins is repeatedly converted into a digital code. The prioritized pins are selected				
	by setting bits SCAN1 and SCAN0 in the AD0CON1 register and bits APS1 and				
	APS0 in the AD0CON2 register				
	For example, when AN_0 is selected, the A/D conversion is performed in the				
	following order: AN_0→AN_1→AN_0→AN_2→AN_0→AN_3•••				
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger)				
	The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.				
	When the TRG bit is 1 (external trigger or hardware trigger)				
	Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger				
	request source.				
	When 00b is selected,				
	an input signal at the ADTRG pin switches from high to low after the ADST bit				
	is set to 1 by a program. Retrigger is invalid.				
	When 01b is selected,				
	· ·				
	generation of a timer B2 interrupt request which has passed through the circuit				
	to set the interrupt generating frequency in the three-phase motor control				
	timers after the ADST bit is set to 1 by a program.				
	• When 10b is selected,				
O: !!!!	generation of a timer A0 interrupt request after the ADST bit is set to 1				
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program				
Interrupt request	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode				
generation timing	disabled), no interrupt request is generated.				
	When the DUS bit is 1 (DMAC operating mode enabled), each time A/D				
	conversion is completed, an interrupt request is generated				
Analog voltage input	8 (ANi_0 to ANi_7) (i = no value, 0, 2, 15)				
pins	Delegated forces a second of A size (ANI: O) O size (ANI: O and ANI: A) O size (ANI: O				
Prioritized pin(s)	Selected from a group of 1 pin (ANi_0), 2 pins (ANi_0 and ANi_1), 3 pins (ANi_0				
D !! A/D / .	to ANi_2), or 4 pins (ANi_0 to ANi_3)				
Reading A/D converted	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode				
result	disabled)				
	Read the AD0j register corresponding to the selected pin (j = 0 to 7)				
	When the DUS bit is 1 (DMAC operating mode enabled)				
	When the converted result is transferred by DMAC				
	Configure the DMAC (refer to 12. "DMAC").				
	Then the A/D converted result is stored in the AD00 register after the				
	conversion is completed. The DMAC transfers the converted result from the				
	AD00 register to a given memory space.				
	Do not read the AD00 register by a program				
	When the converted result is transferred by a program				
	Read the AD00 register after the IR bit in the AD0IC register becomes 1. Set				
	the IR bit back to 0				

18.1.6 Multi-port Single Sweep Mode

In multi-port single sweep mode, the analog voltage applied to 16 selected pins is converted one-byone into a digital code. The DUS bit in the AD0CON3 register should be set to 1 (DMAC operating mode enabled). Table 18.7 lists specifications of multi-port single sweep mode.

Table 18.7 Multi-port Single Sweep Mode Specifications

Item	Specification				
Function	Converts the analog voltage input to a set of 16 selected pins into a digital code				
	one-by-one in the following order: AN_0 to AN_7→ANi_0 to ANi_7 (i = 0, 2, 15)				
	The 16 pins are selected by setting bits MPS11 and MPS10 in the AD0CON4				
	register				
	For example, when bits MPS11 and MPS10 are set to 10b (AN_0 to AN_7,				
	AN0_0 to AN0_7), the analog voltage is converted into a digital code in the				
	following order:				
	AN_0 \rightarrow AN_1 \rightarrow AN_2 \rightarrow AN_3 \rightarrow AN_4 \rightarrow AN_5 \rightarrow AN_6 \rightarrow AN_7 \rightarrow AN0_0 \rightarrow •••• \rightarrow AN0_6 \rightarrow AN0_7				
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger)				
	The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.				
	When the TRG bit is 1 (external trigger or hardware trigger)				
	Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger				
	request source.				
	When 00b is selected,				
	an input signal at the ADTRG pin switches from high to low after the ADST bit				
	is set to 1 by a program.				
	• When 01b is selected,				
	generation of a timer B2 interrupt request which has passed through the circuit				
	to set the interrupt generating frequency in the three-phase motor control				
	timers after the ADST bit is set to 1 by a program.				
	When 10b is selected,				
	generation of a timer A0 interrupt request after the ADST bit is set to 1				
Stop conditions	• A/D conversion is completed (the ADST bit is set to 0 when the software trigger				
	is selected)				
lata was to a sure of	• The ADST bit is set to 0 (A/D conversion stopped) by a program				
Interrupt request	Every time A/D conversion is completed (set the DUS bit to 1)				
generation timing	A combination of six assessing a least of form ANI Otto ANI 7, ANIAE Otto ANIAE 7				
Analog voltage input	A combination of pin group is selected from AN_0 to AN_7→AN15_0 to AN15_7,				
pins	AN_0 to AN_7→AN0_0 to AN0_7, or AN_0 to AN_7→AN2_0 to AN2_7				
Reading A/D converted	Set the DUS bit to 1 and configure the DMAC (refer to 12. "DMAC").				
result	Then the A/D converted result is stored in the AD00 register after the conversion				
	is completed. The DMAC transfers the converted result from the AD00 register to				
	a given memory space. Do not read the AD00 register by a program				
	The Horizean rise Appen register by a broatguil				

18.1.7 Multi-port Repeat Sweep Mode 0

In multi-port repeat sweep mode 0, the analog voltage applied to 16 selected pins is repeatedly converted into a digital code. The DUS bit in the AD0CON3 register should be set to 1 (DMAC operating mode enabled). Table 18.8 lists specifications of multi-port repeat sweep mode 0.

Table 18.8 Multi-port Repeat Sweep Mode 0 Specifications

Item	Specification			
Function	Converts the analog voltage input to a set of 16 selected pins into a digital code repeatedly in the following order: AN_0 to AN_7→ANi_0 to ANi_7 (i = 0, 2, 15) The 16 pins are selected by setting bits MPS11 and MPS10 in the AD0CON4 register For example, when bits MPS11 and MPS10 are set to 10b (AN_0 to AN_7,			
	AN0_0 to AN0_7),the analog voltage is converted into a digital code repeatedly in the following order: AN_0→AN_1→AN_2→AN_3→AN_4→AN_5→AN_6→AN_7→AN0_0→•••→ AN0_6→AN0_7			
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger) The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program. When the TRG bit is 1 (external trigger or hardware trigger) Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger			
	request source. • When 00b is selected, an input signal at the ADTRG pin switches from high to low after the ADST bit is set to 1 by a program. • When 01b is selected,			
	generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program. • When 10b is selected, generation of a timer A0 interrupt request after the ADST bit is set to 1			
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program			
Interrupt request generation timing	Every time A/D conversion is completed (set the DUS bit to 1)			
Analog voltage input pins	A combination of pin group is selected from AN_0 to AN_7→AN15_0 to AN15_7, AN_0 to AN_7→AN0_0 to AN0_7, or AN_0 to AN_7→AN2_0 to AN2_7			
Reading A/D converted result	Set the DUS bit to 1 and configure the DMAC (refer to 12. "DMAC"). Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space. Do not read the AD00 register by a program			

18.2 Functions

18.2.1 Resolution Selection

Resolution is selected by setting the BITS bit in the AD0CON1 register. When the BITS bit is set to 1 (10-bit precision), the A/D converted result is stored into bits 9 to 0 in the AD0i register (i = 0 to 7). When the BITS bit is set to 0 (8-bit precision), the result is stored into bits 7 to 0 in the AD0i register.

18.2.2 Sample and Hold Function

This function improves the conversion rate per pin to 28 ϕ AD cycles at 8-bit resolution and 33 ϕ AD cycles for 10-bit resolution. This function is available in all operating modes and is enabled by setting the SMP bit in the AD0CON2 register to 1 (with sample and hold function). Start A/D conversion after setting the SMP bit.

18.2.3 Trigger Selection

A trigger to start A/D conversion is specified by the combination of TRG bit in the AD0CON0 register and bits TRG1 and TRG0 in the AD0CON2 register. Table 18.9 lists the settings of the trigger selection.

Table 18.9 Trigger Selection Settings

Bit and Setting		Trigger	
AD0CON0 register	AD0CON2 register	ingger	
TRG = 0	_	Software trigger The ADST bit in the AD0CON0 register is set to 1	
TRG = 1 ^(1, 2)	TRG1 = 0, TRG0 = 0	External trigger Falling edge of a signal applied to the ADTRG pin	
	TRG1 = 0, TRG0 = 1	Hardware trigger Generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers	
	TRG1 = 1, TRG0 = 0	Hardware trigger Generation of a timer A0 interrupt request	

Notes:

- 1. A/D conversion starts when a trigger is generated while the ADST bit is 1 (A/D conversion started).
- 2. When an external trigger or a hardware trigger is generated during A/D conversion, the A/D converter aborts the operation in progress. Then, it restarts the operation.

18.2.4 DMAC Operating Mode

DMAC operating mode can be used in all operating modes. DMAC operating mode is highly recommended when the A/D converter is in multi-port single sweep mode or multi-port repeat sweep mode 0. When the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode enabled), all A/D converted results are stored in the AD00 register. The DMAC transfers the data from the AD00 register to a given memory space every time A/D conversion is completed at a pin. 8-bit DMA transfer should be selected for 8-bit resolution. For 10-bit resolution, 16-bit DMA transfer should be selected. Refer to 12. "DMAC" for details.

18.2.5 Function-extended Analog Input Pins

In one-shot mode and repeat mode, pins ANEX0 and ANEX1 can be used as analog input pins by setting bits OPA1 and OPA0 in the AD0CON1 register (refer to Table 18.10). The A/D converted results of pins ANEX0 and ANEX1 are stored into registers AD00 and AD01, respectively. However, when the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode enabled), all results are stored into the AD00 register.

To use function-extended analog input pins, bits APS1 and APS0 in the AD0CON2 register should be set to 00b (AN0 to AN7, ANEX0, ANEX1 function as analog input ports) and the MSS bit in the AD0CON3 register to 0 (multi-port sweep mode disabled).

AD0CON1 Register		ANEX0	ANEX1		
OPA1	OPA0	ANEXO	ANEAT		
0	0	Not used	Not used		
0	1	Analog input	Not used		
1	0	Not used	Analog input		
1	1	Output to an external op-amp	Input from an external op-amp		

Table 18.10 Function-extended Analog Input Pin Settings

18.2.6 External Operating Amplifier (Op-Amp) Connection Mode

In external op-amp connection mode, multiple analog inputs can be amplified by one external op-amp using function-extended analog input pins ANEX0 and ANEX1.

When bits OPA1 and OPA0 in the AD0CON1 register are 11b (external op-amp connected), the voltage applied to pins AN0 to AN7 is output from the ANEX0 pin. This output signal should be amplified by an external op-amp and applied to the ANEX1 pin.

The analog voltage applied to the ANEX1 pin is converted into a digital code. The converted result is stored in the corresponding AD0i register (i = 0 to 7). The conversion rate varies with the response of the external op-amp. Note that the ANEX0 pin should not be connected to the ANEX1 pin directly.

To use external op-amp connection mode, set bits APS1 and APS0 in the AD0CON2 register to 00b. Figure 18.9 shows an example of an external op-amp connection.




Figure 18.9 External Op-Amp Connection

18.2.7 Self Test/Open-circuit Detection Assist

This function enables the MCU to detect open-circuit in analog input pins. It also enables it to perform a self test.

Figure 18.10 shows a block diagram of open-circuit detection assist circuit.




Figure 18.10 Open-circuit Detection Assist Circuit

To detect open-circuit, the ASTSEL bit in the AD0CON5 register should be set to 0 (open-circuit detection assist). Va in Figure 18.10 above is a voltage with a value between AVCC and the A/D applied voltage in the following bit settings: the ASTEN bit is 1 (assist enabled), the ASTSEL bit is 0, and the ASTMTD bit is 0 (pull-up). If the A/D input pin is open, Va is almost equal to AVCC. When the ASTEN bit is 1, the ASTSEL bit is 0, and the ASTMTD bit is 1 (pull-down), Va is between AVSS and the A/D applied voltage. If the A/D input pin is open, Va is almost AVSS. That is, the A/D input pin is considered open if the result value of A/D conversion is almost the maximum/minimum voltage.

To enable the self test function, the ASTSEL bit in the AD0CON5 register should be set to 1 (self test assist). Va is almost equal to AVCC in the bit settings as the ASTEN bit is 1, the ASTSEL bit is 1, and the ASTMTD bit is 0. When the ASTEN bit is 1, the ASTSEL bit is 1, and the ASTMTD bit is 1, Va is almost AVSS. That is, if the result value of A/D conversion is almost the maximum/minimum voltage in each bit setting, the A/D converter is considered to be functioning normally.

18.2.8 Power Saving

When the A/D converter is not in use, power consumption can be reduced by setting the VCUT bit in the AD0CON1 to 0 (VREF disconnected). With this bit setting, the reference voltage input pin (VREF) can be disconnected from the resistor ladder, which enables the power supply from the VREF to the resistor ladder to stop.

To use the A/D converter, set the VCUT bit to 1 (VREF connected) and wait at least 1 µs before setting the ADST bit in the AD0CON0 register to 1 (A/D conversion started). Bits ADST and VCUT should not be set to 1 simultaneously. The VCUT bit should not be set to 0 during A/D conversion.

The VCUT bit does not affect VREF performance of the D/A converter (refer to Figure 18.11).




Figure 18.11 Power Supply by VCUT Bit

18.2.9 Output Impedance of Sensor Equivalent Circuit under A/D Conversion

Figure 18.12 shows an analog input pin and external sensor equivalent circuit.

To perform A/D conversion correctly, the internal capacitor (C) charging, shown in Figure 18.12, should be completed within the specified period. This period, called the sampling time, is $2 \phi AD$ cycles for conversion without the sample and hold function and $3 \phi AD$ cycles for conversion with this function.




Figure 18.12 Analog Input Pin and External Sensor Equivalent Circuitry

The voltage between pins (VC) is expressed as follows:

$$VC = VIN \left\{ 1 - e^{-\frac{t}{C(R0 + R)}} \right\}$$

When t = T and the precision (error) is x or less,

$$VC = VIN - \frac{x}{y}VIN = VIN\left(1 - \frac{x}{y}\right)$$

Thus, output impedance of the sensor equivalent circuit (R0) is determined by the following formulas:

$$e^{-\frac{T}{C(R0+R)}} = \frac{x}{y}$$
$$-\frac{T}{C(R0+R)} = \ln \frac{x}{y}$$
$$R0 = -\frac{T}{C\ln \frac{x}{y}}$$

where:

T[s] = Sampling time

 $R0[\Omega]$ = Output impedance of the sensor equivalent circuit

VC = Potential difference between edges of capacitor C

 $R[\Omega]$ = Internal resistance of the MCU

x[LSB] = Precision (error) of the A/D converter

y[step] = Resolution of the A/D converter (1024 steps at 10-bit mode, 256 steps at 8-bit mode)

When ϕAD = 10 MHz, the A/D conversion mode is 10-bit resolution with the sample and hold function, the output impedance (R0) with the precision (error) of 0.1 LSB or less is determined by the following formula:

Using T = 0.3 μ s, R = 2.0 $k\Omega$ (reference value), C = 6.5 pF (reference value), x = 0.1, y = 1024,

$$R0 = -\frac{0.3 \times 10^{-6}}{6.5 \times 10^{-12} \times 10^{-12}} - 2.0 \times 10^{3}$$
$$= 2998$$

Thus, the allowable output impedance of the sensor equivalent circuit (R0), making the precision (error) of 0.1 LSB or less, should be less than 3 k Ω .

The actual error, however, is the value of absolute precision added to the 0.1 LSB mentioned above.

18.3 Notes on A/D Converter

18.3.1 Notes on Designing Boards

• Three capacitors should be placed between the AVSS pin and pins such as AVCC, VREF, and analog inputs (AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, and AN15_0 to AN15_7) to avoid erroneous operations caused by noise or latchup, and to reduce conversion errors. Figure 18.13 shows an example of pin configuration for A/D converter.




Figure 18.13 Pin Configuration for the A/D Converter

- Do not use AN_4 to AN_7 for analog input if the key input interrupt is to be used. Otherwise, a key input interrupt request occurs when the A/D input voltage becomes VIL or lower.
- When AVCC = VREF = VCC, A/D input voltage for pins AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1 should be VCC or lower.

18.3.2 Notes on Programming

 The following registers should be written while A/D conversion is stopped. That is, before a trigger occurs: AD0CON0 (except the ADST bit), AD0CON1, AD0CON2, AD0CON3, AD0CON4, and AD0CON5.

- When the VCUT bit in the AD0CON1 register is changed from 0 (VREF connected) to 1 (VREF disconnected), wait for at least 1 µs before starting A/D conversion. When not performing A/D conversion, set the VCUT bit to 0 to reduce power consumption.
- Set the port direction bit for the pin to be used as an analog input pin to 0 (input). Set the ASEL bit of the corresponding port function select register to 1 (port is used as A/D input).
- When the TRG bit in the AD0CON0 register is 1 (external trigger or hardware trigger), set the corresponding port direction bit (PD9_7 bit) for the ADTRG pin to 0 (input).
- The ϕ AD frequency should be 16 MHz or lower when VCC is 4.2 to 5.5 V, and 10 MHz or lower when VCC is 3.0 to 4.2 V. It should be 1 MHz or higher when the sample and hold function is enabled. If not, it should be 250 kHz or higher.
- When A/D operating mode (bits MD1 and MD0 in the AD0CON0 register or the MD2 bit in the AD0CON1 register) has been changed, reselect analog input pins by setting bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register.
- If the AD0i register is read when the A/D converted result is stored to the register, the stored value may have an error (i = 0 to 7). Read the AD0i register after A/D conversion is completed. In one-shot mode or single sweep mode, read the AD0i register after the IR bit in the AD0IC register becomes 1 (interrupt requested). In repeat mode, repeat sweep mode 0, or repeat sweep mode 1, an interrupt request can be generated each time A/D conversion is completed when the DUS bit in the AD0CON3 register is 1 (DMAC operating mode enabled). Similar to the other modes above, read the AD00 register after the IR bit in the AD0IC register becomes 1 (interrupt requested).
- When an A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0, the converted result is undefined. In addition, the unconverted AD0i register may also become undefined. Consequently, the AD0i register should not be used just after A/D conversion is halted.
- External triggers cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD00 register by a program.
- While in single sweep mode, if A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion is stopped), an interrupt request may be generated even though the sweep is not completed. To halt A/D conversion, disable interrupts before setting the ADST bit to 0.

19. D/A Converter

The MCU has two separate 8-bit R-2R resistor ladder D/A converters.

Digital code is converted to an analog voltage when a value is written to the corresponding DAi register (i = 0, 1). The DAiE bit in the DACON register determines whether the D/A conversion result is output or not. Set the DAiE bit to 1 (output enabled) to output the converted value. This bit setting disables a pull-up resistor for the corresponding port.

Analog voltage to be output (V) is calculated based on the value (n) set in the DAi register (n is a decimal number).

$$V = \frac{VREF \times n}{256} \qquad \text{(n = 0 to 255)}$$

VREF: reference voltage

Table 19.1 lists specifications of the D/A converter. Figure 19.1 shows a block diagram of the D/A converter. Figures 19.2 and 19.3 show registers associated with the D/A converter. Figure 19.4 shows a D/A converter equivalent circuit.

When the D/A converter is not used, set the DAi register to 00h and the DAiE bit to 0 (output disabled).

Table 19.1 D/A Converter Specifications

Item	Specification		
D/A conversion method	R-2R resistor ladder		
Resolution	8 bits		
Analog output pins	2 channels		




Figure 19.1 D/A Converter Block Diagram




Figure 19.2 DACON Register




Figure 19.3 Registers DA0 and DA1




Figure 19.4 D/A Converter Equivalent Circuitry

R32C/152 Group 20. CRC Calculator

20. CRC Calculator

The Cyclic Redundancy Check (CRC) calculator is used for detecting errors in data blocks. A generator polynomial of CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$) generates the CRC.

The CRC is a 16-bit code generated for a given set of blocks of 8-bit data. It is set in the CRCD register every time 1-byte data is written to the CRCIN register after a default value is set to the CRCD register.

Figure 20.1 shows a block diagram of the CRC calculator. Figures 20.2 and 20.3 show registers associated with the CRC. Figure 20.4 shows an example of the CRC calculation.




Figure 20.1 CRC Calculator Block Diagram




Figure 20.2 CRCD Register

R32C/152 Group 20. CRC Calculator




Figure 20.3 CRCIN Register

R32C/152 Group 20. CRC Calculator

CRC Calculation and Setting Procedure to Generate CRC for 80C4h

CRC Calculation for R32C

CRC: a remainder of the division as follows:

reversed-bit-position value in the CRCIN register

generator polynominal

Generator Polynomial: X¹⁶ + X¹² + X⁵ + 1(1 0001 0000 0010 0001b)


Setting Procedure

(1) Reverse the bit position of 80C4h in 1-byte units by a program 80h to 01h, C4h to 23h


(2) Set 0000h (default value in reversed bit position) in CRCD register



(3) Set 01h (80h in reversed bit position) in CRCIN register




(4) Set 23h (C4h in reversed bit position) in CRCIN register



Details of the CRC Calculation

As shown in (3) above, add 1000 0000 0000 0000 0000 0000 as 80h (1000 0000b) plus 16 digits to 0000 0000 0000 0000 0000 0000 b as the default value of the CRCD register, 0000h plus eight digits to perform the modulo-2 division.



 $0001\ 0001\ 1000\ 1001b\ (1189h)$, the reversed-bit-position value of remainder 1001 0001 1000 1000b (9188h) can be read from the CRCD register.

When continuing on to (4) above, add 1100 0100 0000 0000 0000 as C4h (1100 0100b) plus 16 digits to 1001 0001 1000 1000 0000 0000b as the remainder of (3) left in the CRCD register plus eight digits to perform the modulo-2 division.

0000 1010 0100 0001b (0A41h), the reversed-bit-position value of remainder 1000 0010 0101 0000b (8250h) can be read from the CRCD register.

Figure 20.4 CRC Calculation

21. X-Y Conversion

X-Y conversion rotates a 16 × 16-bit matrix data 90 degrees or reverses the bit position of 16-bit data. X-Y conversion is set using the XYC register shown in Figure 21.1.

Data is written to the write-only XiR registers and converted data is read from the read-only YjR register (i = 0 to 15; j = 0 to 15). These registers are allocated to the same address. Figures 21.2 and 21.3 show registers XiR and YjR, respectively. A write/read access to registers XiR and YjR should be performed in 16-bit units from an even address. 8-bit access operation results are undefined.




Figure 21.1 XYC Register




Figure 21.2 Registers X0R to X15R




Figure 21.3 Registers Y0R to Y15R

21.1 Data Conversion When Reading

Set the XYC0 bit in the XYC register to select a read mode for the YjR register. When the XYC0 bit is 0 (data rotation), bit j in the corresponding registers X0R to X15R is automatically read upon reading the YjR register (j = 0 to 15).

More concretely, upon reading bit i (i = 0 to 15) in the Y0R register, the data of bit 0 in the XiR register is read. That is, the read data of bit 0 in the Y15R register means the data of bit 15 in the X0R register and the data of bit 15 in the Y0R register is identical to that of bit 0 in the X15R register.

Figure 21.4 shows the conversion table when the XYC0 bit is 0 and Figure 21.5 shows an example of X-Y conversion.




Figure 21.4 Conversion Table (XYC0 Bit is 0)




Figure 21.5 X-Y Conversion

When the XYC0 bit is set to 1 (no data rotation), the data of each bit in the YjR register is identical to that written in the XiR register. Figure 21.6 shows the conversion table when the XYC0 bit is set to 1.




Figure 21.6 Conversion Table (XYC0 Bit is 1)

21.2 Data Conversion When Writing

Set the XYC1 bit in the XYC register to select a write mode for the XiR register.

When the XYC1 bit is set to 0 (no bit position reverse), the data is written in order. When it is set to 1 (bit position reverse), the data is written in reversed order. Figure 21.7 shows the conversion table when the XYC1 bit is set to 1.




Figure 21.7 Conversion Table (XYC1 Bit is 1)

22. Intelligent I/O

The intelligent I/O is a multifunctional I/O port for time measurement and waveform generation.

It consists of four groups each of which has one free-running 16-bit base timer and eight 16-bit registers for time measurement or waveform generation.

Table 22.1 lists the functions and channels of the intelligent I/O.

Table 22.1 Intelligent I/O Functions and Channels

Functions		Group 0	Group 1	Group 2	Group3
Time	Digital filter	8 channels	8 channels	8 channels	8 channels
measurement (1)	Prescaler	2 channels	2 channels	2 channels	2 channels
	Gating	2 channels	2 channels	2 channels	2 channels
	Digital debounce	1 channel	1 channel	1 channel	1 channel
Waveform generation (1)	Single-phase waveform output mode	8 channels	8 channels	8 channels	8 channels
	Inverted waveform output mode	8 channels	8 channels	8 channels	8 channels
	SR waveform output mode	8 channels	8 channels	8 channels	8 channels
	Phase shift waveform output mode	8 channels	8 channels	8 channels	8 channels

Note:

1. The time measurement and waveform generation functions share a pin.

Each channel can be individually assigned for time measurement or waveform generation function.

Figures 22.1 to 22.4 show block diagrams of the intelligent I/O.




Figure 22.1 Intelligent I/O Group 0 Block Diagram (j = 0 to 7)




Figure 22.2 Intelligent I/O Group 1 Block Diagram (j = 0 to 7)




Figure 22.3 Intelligent I/O Group 2 Block Diagram (j = 0 to 7)




Figure 22.4 Intelligent I/O Group 3 Block Diagram (j = 0 to 7)

Figures 22.5 to 22.16 show registers associated with the intelligent I/O base timer, time measurement, and waveform generation.






Figure 22.5 Registers G0BT to G3BT

22. Intelligent I/O R32C/152 Group




pulse signal processing mode). Bits BCK1 and BCK0 should not be set to 10b in other modes.



Notes:

- 1. The group 0 base timer is reset by synchronizing with the reset of group 1 base timer, and vice versa. The same applies to the combination of the group 2 base timer and the group 3 base timer.
- 2. The base timer is reset after two fBTi clock cycles when the base timer value matches the GiPO0 register setting. When the RST1 bit is 1, the value of the GiPOj register used for waveform generation should be smaller than that of the GiPO0 register (j = 1 to 7).
- 3. The base timer is reset by an input of low signal to the external interrupt pin selected for signals UD0Z (for groups 0 and 2) and UD1Z (for groups 1 and 3) by the IFS2 register.
- 4. In two-phase pulse signal processing mode, the base timer is not reset, even if the RST1 bit is 1, if the timer counter decrements after two clock cycles when the base timer value matches the GiPO0 register.

Figure 22.7 Registers G0BCR1 to G3BCR1



Notes:

- These functions are available in registers GiTMCR6 and GiTMCR7. Bits 4 to 7 in registers GiTMCR0 to GiTMCR5 should be set to 0.
- 2. These bit settings are enabled when the GT bit is 1.

Figure 22.8 Registers G0TMCR0 to G0TMCR7, G1TMCR0 to G1TMCR7, G2TMCR0 to G2TMCR7, and G3TMCR0 to G3TMCR7




Figure 22.9 Registers G0TPR6, G0TPR7, G1TPR6, G1TPR7, G2TPR6, G2TPR7, G3TPR6, and G3TPR7





Figure 22.10 Registers G0TM0 to G0TM7, G1TM0 to G1TM7, G2TM0 to G2TM7, and G3TM0 to G3TM7



Notes:

- This bit setting is enabled only for even channels. In SR waveform output mode, the corresponding odd channel (the next channel after an even channel) setting is ignored. Waveforms are only output from even channels.
- 2. The setting value is output by a write operation to the IVL bit when the FSCj bit in the GiFS register is 0 (select the waveform generation) and the IFEj bit in the GiFE register is 1 (enable the channel j function).
- 3. This bit is available only in the GiPOCR0 register. Set bit 6 in registers GiPOCR1 to GiPOCR7 to 0.
- 4. To set the BTRE bit to 1, set bits BCK1 and BCK0 in the GiBCR0 register to 01b (timer B0 interrupt) or 11b (f1) and bits UD1 and UD0 in the GiBCR1 register to 00b (increment mode).
- 5. The output level inversion is the final step in the waveform generation process. When the INV bit is 1, high is output by setting the IVL bit to 0, and vice versa.

Figure 22.11 Registers G0POCR0 to G0POCR7, G1POCR0 to G1POCR7, G2POCR0 to G2POCR7, and G3POCR1 to G3POCR7




Figure 22.12 Registers G0PO0 to G0PO7, G1PO0 to G1PO7, G2PO0 to G2PO7, and G3PO0 to G3PO7




Figure 22.13 Registers G0SDR to G3SDR




Figure 22.14 Registers G0PSCR to G3PSCR




Figure 22.15 Registers G0FS to G3FS




Figure 22.16 Registers G0FE to G3FE

22.1 Base Timer

The base timer is a free-running counter that counts an internally generated count source. Table 22.2 lists specifications of the base timer. Figures 22.5 to 22.16 show registers associated with the base timer. Figure 22.17 shows a block diagram of the base timer. Figures 22.18, 22.19, and 22.20 show operation examples of the base timer in increment mode, increment/decrement mode, and two-phase pulse signal processing mode, respectively.

Table 22.2 Base Timer Specifications (i = 0 to 3)

Item	Specification
Count source (fBTi)	f1 divided by 2(n+1), two-phase pulse input divided by 2(n+1)
	n: setting value using bits DIV4 to DIV0 in the GiBCR0 register
	n = 0 to 31; however no division when n = 31
	Timer B0 interrupt divided by 2(m+1)
	m: setting value using bits DIV4 to DIV0 in the GiBCR0 register
	m = 0 to 30
Count operations	• Increment
'	Increment/decrement
	Two-phase pulse signal processing
Count start conditions	The BTS bit in the GiBCR1 register is 1 (start counting)
Count stop condition	The BTS bit in the GiBCR1 register is 0 (reset the base timer)
Reset conditions	The base timer value matches the GiPO0 register setting
	• An input of low signal into the external interrupt pin (INTO or INT1) as
	follows:
	for groups 0 and 2: selected using bits IFS23 and IFS22 in the IFS2 register
	for groups 1 and 3: selected using bits IFS27 and IFS26 in the IFS2 register
	• The overflow of bit 15 or bit 9 in the base timer
Reset value	0000h
Interrupt request	When the BTiR bit in the interrupt request register becomes 1 (interrupt
	requested) by the overflow of bit 9, 14, or 15 in the base timer (refer to Figure
	10.16)
Read from base timer	The GiBT register indicates a counter value while the base timer is running.
	• The GiBT register is undefined while the base timer is being reset
Write to base timer	When a value is written while the base timer is running, the timer counter
	immediately starts counting from this value. No value can be written while the
	base timer is being reset
Other functions	• Increment/decrement mode for groups 0 and 1
	The base timer starts counting when the BTS bit is set to 1. When the base
	timer reaches FFFFh, it starts decrementing. When the RST1 bit in the
	GiBCR1 register is 1 (the base timer is reset by matching with the GiPO0
	register), the timer counter starts decrementing two counts after the base
	timer value matches the GiPO0 register setting. When the timer counter
	reaches 0000h, it starts incrementing again (refer to Figure 22.19).
	• Two-phase pulse signal processing mode for groups 0 and 1
	Two-phase pulse signals at pins UDiA and UDiB are counted (refer to
	· · · · · · · · · · · · · · · · · · ·
	Figure 22.20).
	UDIA + + + + + + + + + + + + + + + + + + +
	UDIB
	The timer counter increments On all edges The timer counter decrements on all edges




Figure 22.17 Base Timer Block Diagram (i = 0 to 3)

Table 22.3 Base Timer Associated Register Settings (Common Settings for Time Measurement, Waveform Generation, and Serial Interface) (i = 0 to 3)

Register	Bits	Function
GiBCR0	BCK1 and BCK0	Select a count source
	DIV4 to DIV0	Select a count source divide ratio
	IT	Select a base timer interrupt source
GiBCR1	RST2 to RST0	Select a timing for base timer reset
	BTS	Use this bit when each base timer individually starts counting
	UD1 and UD0	Select a count mode
GiPOCR0	BTRE	Select a source for base timer reset
GiBT	_	Read or write the base timer value

The following register settings are required to set the RST1 bit to 1 (the base timer is reset by matching with the GiPO0 register).

GiPOCR0	MOD2 to MOD0	Set to 000b (single-phase waveform output mode)
GiPO0	_	Set the reset cycle
GiFS	FSC0	Set the bit to 0 (select the waveform generation)
GiFE	IFE0	Set the bit to 1 (channel operation starts)

Bit configurations and functions vary by group.




Figure 22.18 Base Timer Increment Mode (i = 0 to 3)




Figure 22.19 Base Timer Increment/Decrement (i = 0 to 3)




Figure 22.20 Base Timer Two-phase Pulse Signal Processing Mode (i = 0 to 3)

22.2 Time Measurement

Every time an external trigger is input, the base timer value is stored into the GiTMj register (i = 0 to 3; j = 0 to 7). Table 22.4 lists specifications of the time measurement and Table 22.5 lists its register settings. Figures 22.21 and 22.22 show operation examples of the time measurement and Figure 22.23 shows operation examples with the prescaler or gate function.

Table 22.4 Time Measurement Specifications (i = 0 to 3; j = 0 to 7)

Item	Specification	
Time measurement	Group 0: Channels 0 to 7	
channels	Group 1: Channels 0 to 7	
	Group 2: Channels 0 to 7	
	Group 3: Channels 0 to 7	
Trigger input polarity	Rising edge, falling edge, or both edges of the IIOi_j pin	
Time measurement	The IFEj bit in the GiFE register is 1 (enable the channel j function) while the FSCj	
start condition	bit in the GiFS register is 1 (select the time measurement)	
Time measurement	The IFEj bit is 0 (disable the channel j function)	
stop condition		
Time measurement	Without the prescaler: every time a trigger is input	
timing	• With the prescaler for channels 6 and 7: every [GiTPRk register value + 1] times	
	a trigger is input (k = 6, 7)	
Interrupt request	When the TMijR bit in the interrupt request register becomes 1 (interrupt	
	requested) (refer to Figure 10.16)	
IIOi_j input pin	Trigger input	
function		
Other functions	Digital filter	
	The digital filter determines a trigger input level every f1 or fBTi cycle and passes	
	the signals holding the same level during three sequential cycles	
	Prescaler for channels 6 and 7	
	Time measurement is executed every [GiTPRk register value + 1] times a trigger is input	
	Gating for channels 6 and 7	
	This function disables any trigger input to be accepted after the time	
	measurement by the first trigger input. However, the trigger input can be	
	accepted again if any of following conditions are met while the GOC bit in the	
	GiTMCRk register is 1 (the gating is cleared when the base timer matches the	
	GiPOp register) (p = 4, 5; p = 4 when k = 6; p = 5 when k = 7):	
	The base timer value matches the GiPOp register setting	
	The GSC bit in the GiTMCRk register is 1	

Table 22.5 Time Measurement Associated Register Settings (i = 0 to 3; j = 0 to 7; k = 6, 7)

Register	Bits	Function
GiTMCRj	CTS1 and CTS0	Select a time measurement trigger
	DF1 and DF0	Select a digital filter
	GT, GOC, GSC	Select if the gating is used
	PR	Select if the prescaler is used
GiTPRk	_	Set the prescaler value
GiFS	FSCj	Set the bit to 1 (select the time measurement)
GiFE	IFEj	Set the bit to 1 (enable the channel j function)

Bit configurations and functions vary with channels and groups.

Registers associated with the time measurement should be set after setting the base timer-associated registers.




Figure 22.21 Time Measurement Operation (1/2) (i = 0 to 3; j = 0 to 7)




Figure 22.22 Time Measurement Operation (2/2) (i = 0 to 3; j = 0 to 7)




Figure 22.23 Prescaler and Gate Operations (i = 0 to 3; j = 6, 7; k = 4, 5)

22.3 Waveform Generation

Waveforms are generated when the base timer value matches the GiPOj register setting (i = 0 to 3; j = 0 to 7).

Waveform generation has the following four modes:

- Single-phase waveform output mode
- Inverted waveform output mode
- Set/reset waveform output (SR waveform output) mode
- Phase shift waveform output mode

Table 22.6 lists registers associated with the waveform generation.

Table 22.6 Waveform Generation Associated Register Settings (i = 0 to 3; j = 0 to 7)

Register	Bits	Function
GiPOCRj	MOD2 to MOD0	Select a waveform output mode
	IVL	Select a default value
	RLD	Select a timing to reload the value into the GiPOj register
	INV	Select if output level is inverted
GiPOj		Set the timing to invert output waveform level
GiFS	FSCj	Set the bit to 0 (select the waveform generation)
GiFE	IFEj	Set the bit to 1 (enable the channel j function)

Bit configurations and functions vary with channels and groups.

Registers associated with the waveform generation should be set after setting the base timer-associated registers.

22.3.1 Single-phase Waveform Output Mode

The output level at the IIOi_j pin becomes high when the base timer value matches the GiPOj register (i = 0 to 3; j = 0 to 7). It switches to low when the base timer reaches 0000h. If the IVL bit in the GiPOCRj register is set to 1 (output high as default value), a high level output is provided when a waveform output starts. If the INV bit is set to 1 (invert the output level), a waveform with an inverted level is output. Refer to Figure 22.24 for details on single-phase waveform mode operation.


Table 22.7 lists specifications of single-phase waveform output mode.

Table 22.7 Single-phase Waveform Output Mode Specifications (i = 0 to 3)


Item	Specification	
Output waveform (1)	 Free-running operation are 000b) 	n (when bits RST2 to RST0 in the GiBCR1 register
	Cycle:	$\frac{65536}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$
	High level width:	$\frac{65536 - m}{fBTi}$
	• The base timer is rese	ng value (j = 0 to 7), 0000h to FFFFh t by matching the base timer value with the GiPO0 bits RST2 to RST0 are 010b)
	Cycle:	$\frac{n+2}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$
	High level width:	$\frac{n+2-m}{fBTi}$
		ng value (j = 1 to 7), 0000h to FFFFh ng value, 0001h to FFFDh
	If $m \ge n + 2$, the output level is fixed to low	
Waveform output start condition (2)	The IFEj bit in the GiFE i	register is 1 (enable the channel j function) (j = 0 to 7)
Waveform output stop condition	The IFEj bit is 0 (disable	the channel j function)
Interrupt request		e intelligent I/O interrupt request register becomes 1 matching the base timer value with the GiPOj register 0.16)
IIOi_j output pin function	Pulse signal output	
Other functions	Output level inversion	es the starting waveform output level e waveform output level and outputs the inverted
	signal from the IIOi_j p	•

Notes:

- 1. When the INV bit in the GiPOCRj register is 1 (invert the output level), the high and low widths are inverted.
- 2. To use channels shared by time measurement and waveform generation, set the FSCj bit in the GiFS register to 0 (select the waveform generation).



- Bits UD1 and UD0 in the GiBCR1 register are 00b (increment mode)
- (B) The base timer is reset by matching with the GiPO0 register (bits RST2 to RST0 in the GiBCR register are 010b)



m: GiPOj register setting value (0000h to FFFFh)

n: GiPO0 register setting value (0001h to FFFDh)

POijR: Bits in registers IIO0IR to IIO11IR

This figure applies under the following conditions:

- The IVL bit in the GiPOCRj register is 0 (output low as default value) and the INV bit is 0 (do not invert the output level)
- Bits UD1 and UD0 in the GiBCR1 register are 00b (increment mode)
- m < n + 2

Figure 22.24 Single-phase Waveform Output Mode Operation (i = 0 to 3)

22.3.2 Inverted Waveform Output Mode

The output level at the IIOi_j pin is inverted every time the base timer value matches the GiPOj register setting (i = 0 to 3; j = 0 to 7).

Table 22.8 lists specifications of the inverted waveform output mode. Figure 22.25 shows an example of the inverted waveform output mode operation.

Table 22.8 Inverted Waveform Output Mode Specifications (i = 0 to 3)

Item	Specification		
Output waveform	Free-running operation (when bits RST2 to RST0 in the GiBCR1 register are 000b)		
	Cycle: $\frac{65536 \times 2}{fBTi}$		
	High or low level width: $\frac{65536}{fBTi}$		
	 m: GiPOj register setting value (j = 0 to 7), 0000h to FFFFh The base timer is reset by matching the base timer value with the GiPO0 register setting (when bits RST2 to RST0 are 010b) 		
	Cycle: $\frac{2(n+2)}{fBTi}$		
	High or low level width: $\frac{n+2}{fBTi}$		
	n: GiPO0 register setting value, 0001h to FFFDh		
	GiPOj register setting value (j = 1 to 7), 0000h to FFFFh		
	If the GiPOj register setting $\geq n+2$, the output level is not inverted		
Waveform output start condition ⁽¹⁾	The IFEj bit in the GiFE register is 1 (enable the channel j function) (j = 0 to 7)		
Waveform output stop condition	The IFEj bit is 0 (disable the channel j function)		
Interrupt request	When the POijR bit in the intelligent I/O interrupt request register becomes 1 (interrupt requested) by matching the base timer value with the GiPOj register setting (refer to Figure 10.16)		
IIOi_j output pin function	Pulse signal output		
Other functions	Default value setting This function determines the starting waveform output level Output level inversion This function inverts the waveform output level and outputs the inverted		
	signal from the IIOi_j pin		

Note:

1. To use channels shared by time measurement and waveform generation, set the FSCj bit in the GiFS register to 0 (select the waveform generation).




Figure 22.25 Inverted Waveform Output Mode Operation (i = 0 to 3)

- Bits UD1 and UD0 in the GiBCR1 register are 00b (increment mode)

- The IVL bit in the GiPOCRj register is 0 (output low as default value) and the INV bit is 0 (do not invert the output level)

- m < n + 2

22.3.3 Set/Reset Waveform Output Mode (SR Waveform Output Mode)

The output level at the IIOi_j pin becomes high when the base timer value matches the GiPOj register setting (i = 0 to 3; j = 0, 2, 4, 6). It becomes low when the base timer value matches the GiPOk register setting or the base timer reaches 0000h (k = j + 1). When the IVL bit in the GiPOCRj register is set to 1 (output high as default value), a high output level is provided when a waveform output starts (j = 0 to 7). When the INV bit is set to 1 (invert the output level), a waveform with inverted level is output. Refer to Figure 22.26 for details on SR waveform mode operation. Tables 22.9 and 22.10 list specifications of SR waveform output mode.

Table 22.9 SR Waveform Output Mode Specifications (i = 0 to 3) (1/2)

Item		Specification
Output waveform (1)	• Free-running operation are 000b) (A) $m < n$	n (when bits RST2 to RST0 in the GiBCR1 register
	High level width:	$\frac{n-m}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$ (See Note 2) + $\frac{65536 - n}{fBTi}$ (See Note 3)
	(B) <i>m</i> ≥ <i>n</i>	
	High level width:	$\frac{65536 - m}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$
	, ,	ng value (j = 0, 2, 4, 6), 0000h to FFFFh ng value (k = j + 1), 0000h to FFFFh
	• The base timer is rese RST2 to RST0 are 01 (A) $m < n < p + 2$	et by matching with the GiPO0 register (when bits 0b) (4)
	High level width:	$\frac{n+m}{fBTi}$
	Low width:	$\frac{m}{fBTi}$ (See Note 2) + $\frac{p+2-n}{fBTi}$ (See Note 3)
	(B) m	
	High level width:	$\frac{p+2-m}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$
	m: GiPOj register setti	evel is fixed to low ng value, 0001h to FFFDh ng value (j = 2, 4, 6), 0000h to FFFFh ng value (k = j + 1), 0000h to FFFFh

Notes:

- 1. When the INV bit in the GiPOCRj register is 1 (invert the output level), the high and low widths are inverted.
- 2. Output period from a base timer reset until when the output level becomes high.
- 3. Output period from when the output level becomes low until the next base timer reset.
- 4. When the GiPO0 register resets the base timer, channel 0 and channel 1 SR waveform generation functions are not available.

Table 22.10 SR Waveform Output Mode Specifications (i = 0 to 3) (2/2)

Tr.		
Item	Specification	
Waveform output start	The IFEq bit in the GiFE register is 1 (enable the channel q function) (q = 0 to	
condition (1)	7)	
Waveform output stop condition	The IFEq bit is 0 (disable the channel q function)	
Interrupt request	When the POijR bit in the intelligent I/O interrupt request register becomes 1 (interrupt requested) by matching the base timer value with the GiPOj register setting.	
	When the POikR bit becomes 1 (interrupt requested) by matching the base timer value with the GiPOk register setting (refer to Figure 10.16)	
IIOi_j output pin function	Pulse signal output	
Other functions	 Default value setting This function determines the starting waveform output level Output level inversion This function inverts the waveform output level and outputs the inverted signal from the IIOi_j pin 	

Note:

1. To use channels shared by time measurement and waveform generation, set the FSCj bit in the GiFS register to 0 (select the waveform generation).




Figure 22.26 SR Waveform Output Mode Operation (i = 0 to 3)

22.3.4 Phase Shift Waveform Output Mode

PWM output is phase-shifted at every channel in this mode. This mode enables functions that help to reduce switching noise and instantaneous power consumption.

The following bit settings are necessary to enable this mode; set bits MOD2 to MOD0 in the GiPOCRj register to 000b (single-phase waveform output mode), the IVL bit to 0 (output low as default value), the BTRE bit to 1 (reset the base timer when bit 9 overflows), the INV bit to 1 (invert the output level), and the IT bit in the GiBCR0 register to 0 (interrupt occurs when bit 15 or bit 9 overflows) (i = 0 to 3; j = 0 to 7).


When the phase shift waveform output mode is disabled, the output level at the IIOi_j pin becomes low if the base timer matches the GiPOj register, and becomes high when the base timer reaches 0000h (refer to (A) in Figure 22.27).

When this mode is enabled, the phase shifter controls the timing of the output level to be high. The phase shift clock to be input to the phase shifter is the count source for the base timer fBTi divided by m + 1. Every time the phase shift clock is input, each output level of the IIOi_j pin starting from the IIOi_0 sequentially becomes high (refer to (B) in Figure 22.27). The base timer overflow interrupt signal BTiR controls reloading of the divided-by-m + 1 divider and the reset of the phase shifter.

Figure 22.28 shows some more examples of output waveforms using different settings.

Note that if all channels are set to phase shift waveform output mode and the phase shift clock frequency is set to the lowest, the phase shift clock for channel 7 is not generated. Consequently, the output level at the IIOi 7 pin is held low.


When phase shift output mode is enabled, the output level of a pin cannot be fixed to low. To hold the level low, the corresponding pin should be switched to the port by the output function select register.



This figure applies under the following conditions:

- The PSME bit in the GiPSCR register is 0 (phase shift waveform output mode is disabled)
- Bits MOD2 to MOD0 in the GiPOCRj register are 000b (single-phase waveform output mode), the IVL bit is 0 (output low as default value), and the INV bit is 1 (invert the output level) (j = 0 to 4)
- Bits RST2 to RST0 in the GiBCR1 register are 000b (base timer is not reset) and bits UD1 and UD0 are 00b (increment mode)

(B) The phase shift waveform output mode is enabled



This figure applies under the following conditions:

- The PSME bit in the GiPSCR register is 1 (phase shift waveform output mode is enabled) and bits PSS1 and PSS0 are 00b (pins IIOi_0 to IIOi_4 are available)
- Bits MOD2 to MOD0 in the GiPOCRj register are 000b (single-phase waveform output mode), the IVL bit is 0 (output low as default value), the BTRE bit is 1 (reset the base timer when bit 9 overflows), and the INV bit is 1 (invert the output level) (j = 0 to 4)
- The IT bit in the GiBCR0 register is 0 (interrupt occurs when bit 15 or bit 9 overflows)
- Bits RST2 to RST0 in the GiBCR1 register are 000b (base timer is not reset) and bits UD1 and UD0 are 00b (increment mode)

Figure 22.27 Phase Shift Waveform Output Mode (1/2) (i = 0 to 3)




Figure 22.28 Phase Shift Waveform Output Mode (2/2) (i = 0 to 3; j = 0 to 7)

22.3.5 Digital Debounce Circuit

Pins IIO0_7 and IIO1_7 have a digital debounce function for noise reduction. This function helps to determine the signal level when the pulse becomes longer than the filter width set by a program after the signal is input on a rising or falling edge.

This function does not affect any signals that share the IIO0_7 or IIO1_7 pin.

Figure 22.29 shows the registers IC07DDR to IC37DDR.





Figure 22.29 Registers IC07DDR to IC37DDR

The counter for the digital debounce at the IIOi_7 pin decrements with a count source of f8 (i = 0 to 3). Every time the signal level at the pin changes, the setting value of the ICi7DDR register is reloaded to resume counting. The counted value can be read from the ICi7DDR register.

The input signal to the IIOi_7 pin is output from the digital debounce circuit on the first rising edge of f8 after the counter value becomes 00h.

A value from 00h to FEh can be set to the ICi7DDR register when using the digital debounce function. When FFh is set to this register, this function is disabled and the input signal is transmitted without being filtered.

Figure 22.30 shows an example of digital debounce filtering.



- (1) The IC07DDR register is FFh after a reset. That is, the filtering is disabled, and the input signal is output without being filtered.
- (2) The counter is stopped if the input and output levels are the same when setting 03h to the IC07DDR register.
- (3) When detecting the input and output levels being different, the counter reloads the setting value of the IC07DDR register and starts counting.
- (4) When the input and output levels become the same during counting, the counter stops. The output level does not change when the pulse width of the input signal is too short for the counter to become 00h.
- (5) When detecting the input and output levels being different again, the counter reloads the setting value of the ICO7DDR register and starts counting.
- (6) The low signal is applied on the first rising edge of f8 after the counter reaches 00h. The output signal becomes low and the counter stops.
- (7) When detecting the input and output levels being different again, the counter reloads the setting value of the IC07DDR register and starts counting.
- (8) The high signal is applied on the first rising edge of f8 after the counter reaches 00h. The output signal becomes high and the counter stops.

When the IC07DDR register is set to FFh, the counter value becomes FFh after 1.5 to 2.5 cycles of f1, and the counter stops. Simultaneously, the filtering is disabled, and the input signal is output without being filtered.

Figure 22.30 Digital Debounce Filtering

23. Serial Bus Interface

The serial bus interface has three independent channels: SBI0 to SBI2.

SBIi (i = 0 to 2) has its own transmit/receive clock generator.

SBIi has the following modes:

- Synchronous serial communication mode
- 4-wire serial bus mode

To select a mode, set the SSUMS bit in the SSiMR2 register.

Note that each mode has its own bit names, bit symbols, and bit functions in some registers.



23.1 Synchronous Serial Communication Mode and 4-wire Serial Bus Mode

To switch between synchronous serial communication mode and 4-wire serial bus mode, set the SSUMS bit in the SSiMR2 register (i = 0 to 2).

Table 23.1 and Figure 23.1 show the specifications of synchronous serial communication mode and its block diagram, respectively. Table 23.2 and Figure 23.2 show the specifications and block diagram of 4-wire serial bus mode, respectively.

Figures 23.3 to 23.11 show the associated registers.

Table 23.1 Synchronous Serial Communication Mode Specifications (i = 0 to 2)

Item	Specification		
Data format	Character length: 8 bits (fixed length)		
Master/slave mode	Selectable		
I/O pins	SSCKi (I/O): Clock I/O pin		
	SSIi (input): Data input pin		
	SSOi (output): Data output pin		
Transmit/receive clocks	When the MSS bit in the SSiCRH register is 0 (slave mode):		
	External clock (input at the SSCKi pin)		
	When the MSS bit is 1 (master mode):		
	Internal clock (output from the SSCKi pin)		
	$f_{(\mathrm{BCLK})}$ $f_{(\mathrm{BCLK})}$: peripheral bus clock frequency		
	n: 4, 8, 16, 32, 64, 128, or 256		
Transmit start	The TE bit in the SSiER register is 1 (transmission enabled)		
conditions	• The TDRE bit in the SSiSR register is 0 (unsent data left in the SSiTDR		
	register)		
	The ORER bit in the SSiSR register is 0 (no overrun error)		
	Clock input at the SSCKi pin (applicable only when the MSS bit in the		
	SSiCRH register is 0 (slave mode))		
Receive start conditions	The RE bit in the SSiER register is 1 (reception enabled)		
	The ORER bit in the SSiSR register is 0 (no overrun error)		
	• Read operation to the SSiRDR register (applicable only when the MSS bit in		
	the SSiCRH register is 1 (master mode))		
	Clock input at the SSCKi pin (applicable only when the MSS bit in the		
	SSiCRH register is 0 (slave mode))		
Error detection	Overrun error		
	An overrun error occurs when the next serial data reception is completed		
	while the RDRF bit in the SSiSR register is 1 (received data left in the		
	SSiRDR register)		
Interrupt request	Four interrupt request sources: transmit end, transmit data register empty,		
sources	receive data register full, and overrun error (1)		
Other functions	Bit order select		
	Selectable either LSB first or MSB first		
	SSCKi clock polarity		
	Selectable either low or high for the SSCKi pin when clock is stopped		
	• SSCKi clock phase		
	Combination of odd and even edges for changing and loading data		

Note:

1. Each channel has its own interrupt vector.




Figure 23.1 Block Diagram of Synchronous Serial Communication Mode (i = 0 to 2)

Table 23.2 4-wire Serial Bus Mode Specifications (i = 0 to 2)

Item	Specification		
Data format	Character length: 8 to 16 bits (variable length)		
Master/slave mode	Selectable		
I/O pins	SSCKi (I/O): Clock I/O pin		
	SSIi (I/O): Data I/O pin		
	SSOi (I/O): Data I/O pin		
	SCSi (I/O): Chip select I/O pin		
Transmit/receive clocks	When the MSS bit in the SSiCRH register is 0 (slave mode):		
	External clock (input at the SSCKi pin)		
	When the MSS bit 1 (master mode):		
	Internal clock (output from the SSCKi pin)		
	$f_{(\mathrm{BCLK})}$ peripheral bus clock frequency		
	<i>n</i> : 4, 8, 16, 32, 64, 128, or 256		
Transmit start	The TE bit in the SSiER register is 1 (transmission enabled)		
conditions	• The TDRE bit in the SSiSR register is 0 (unsent data left in the SSiTDR		
	register)		
	The ORER bit in the SSiSR register is 0 (no overrun error)		
	• Clock input at the SSCKi pin while the SCSi pin is low (applicable only when		
	the MSS bit in the SSiCRH register is 0 (slave mode))		
Receive start conditions	The RE bit in the SSiER register is 1 (reception enabled)		
	The ORER bit in the SSiSR register is 0 (no overrun error)		
	• Read operation to the SSiRDR register while the TE bit in the SSiER register		
	is 0 (transmission disabled) (applicable only when the MSS bit in the SSiCRH		
	register is 1 (master mode))		
	Clock input at the SSCKi pin (applicable only when the MSS bit in the		
	SSiCRH register is 0 (slave mode))		
Error detection	Overrun error		
	An overrun error occurs when the next serial data is received while the RDRF		
	bit in the SSiSR register is 1 (received data left in the SSiRDR register)		
	• Conflict error		
	A conflict error occurs in either of the following cases:		
	(1) An attempt to start serial communication while the SCSi pin is low		
	(applicable when the MSS bit in the SSiCRH register is 1 (master		
	mode)) (2) The SCSi pin becomes high during data transfer (applicable when		
	the MSS bit in the SSiCRH register 0 (slave mode))		
Interrupt request	Five interrupt request sources: transmit end, transmit data register empty,		
sources	receive data register full, overrun error, and conflict error (1)		
Other functions	Bit order select		
Other functions	Selectable either LSB first or MSB first		
	SSCKi clock polarity		
	Selectable either low or high for the SSCKi pin when clock is stopped		
	• SSCKi clock phase		
	Combination of odd and even edges for changing and loading data		
	55		

Note:

1. Each channel has its own interrupt vector.






Figure 23.2 Block Diagram of 4-wire Serial Bus Mode (i = 0 to 2)



Notes:

- 1. The clock rate selection is applicable only when the MSS bit is 1.
- 2. To output the transmit/receive clock from the SSCKi pin, set this bit to 1.
- 3. This bit becomes 0 when the CE bit in the SSiSR register becomes 1 (conflict error occurred).
- 4. This bit is disabled when the MSS bit is 0.

Figure 23.3 Registers SS0CRH to SS2CRH



- Registers SSiCRH, SSiCRL, SSiMR (excluding bits BC3 to BC0 in 4-wire serial bus mode), SSiER, SSiSR, SSiMR2, SSiTDR, and SSiRDR.
- 2. To change the output pin level, the SOL bit should be set before or after transmitting data. Use the MOV instruction to simultaneously set the SOL bit to 0 or 1, and the SOLP bit to 0.
- 3. This bit should not be set during data transmission.

Figure 23.4 Registers SS0CRL to SS2CRL




Figure 23.5 Registers SS0MR to SS2MR in Synchronous Serial Communication Mode




Figure 23.6 Registers SS0MR to SS2MR in 4-wire Serial Bus Mode






Figure 23.7 Registers SS0ER to SS2ER



Notes:

- 1. Writing 1 to this bit has no effect. To set this bit to 0, first read the register then write 0 to the bit and write 1 to the rest of the bits.
- 2. This bit becomes 1 under the following conditions:
 - As an input pin, the SCSi pin is low when the SSUMS bit in the SSiMR2 register is 1 (4-wire serial bus mode), and the MSS bit in the SSiCRH register is 1 (master mode).
 - As an input pin, the SCSi pin becomes high during frame transmission/reception when the SSUMS bit is 1 (4-wire serial bus mode), and the MSS bit is 0 (slave mode).
- 3. This flag indicates data reception ended unexpectedly because of an overrun error. This bit becomes 1 when the next serial data reception is completed while the RDRF bit is 1. Note that the data reception cannot start while this bit is 1. Data transmission cannot start either, while the MSS bit is 1 (master mode).
- 4. This bit becomes 0 when data is read from the SSiRDR register.
- 5. This bit becomes 1 when no data is left to be transmitted in the SSiTDR register before the end of the transmission of the last bit of current data. This bit becomes 0 when data is written to the SSiTDR register.
- 6. This bit becomes 1 when the TE bit in the SSiER register is switched from 0 (data transmission disabled) to 1 (data transmission enabled). It also becomes 1 when data is transferred from the SSiTDR register to the transmit/receive shift register. This bit becomes 0 when data is written to the SSiTDR register.

Figure 23.8 Registers SS0SR to SS2SR



Notes:

- 1. Irrespective of the CSS1 and CSS0 bit setting, the SCSi pin function is not applicable when the SSUMS bit is 0.
- 2. Settings of the port direction register and output function select registers are prioritized over these bit settings. Set these two registers according to the function to be used.
- 3. To set bits CSS1 and CSS0 to 11b, first, set them to 10b, and then to 11b after the corresponding port function select register is read as 1.
- 4. This pin functions as output only during data transmission/reception. Otherwise, it functions as input pin.
- 5. When the SSUMS bit is 0, the BIDE bit setting is ignored and standard mode is always selected.

Figure 23.9 Registers SS0MR2 to SS2MR2




Figure 23.10 Registers SS0TDR to SS2TDR




Figure 23.11 Registers SS0RDR to SS2RDR

23.1.1 Transmit/Receive Clock

To use the serial bus interface in synchronous serial communication mode or 4-wire serial bus mode, set the SCKS bit in the SSiMR2 register to 1 to configure the SSCKi pin to be a transmit/receive clock pin.

- (1) To use the serial bus interface in master mode
 - When the MSS bit in the SSiCRH register is 1 (master mode), select a transmit/receive clock from among seven internal clocks (f(BCLK) divided-by-4, -8, -16, -32, -64, -128, and -256) with bits CKS2 to CKS0.
 - Set the corresponding pin to SSCKi output by the output function select register and set its direction to output by the port direction register.
 - Since the SSCKi pin functions as clock output, the selected transmit/receive clock is output from the SSCKi pin as soon as data transmission/reception starts.
- (2) To use the serial bus interface in slave mode
 - When the MSS bit in the SSiCRH register is 0 (slave mode), the external clock is used. Set the corresponding pin to input by the port direction register. The SSCKi pin functions as clock input.

23.1.1.1 Transmit/Receive Clock Polarity and Phase

The relation between the transmit/receive clock polarity and phase for transmit/receive data varies with the setting combination of the SSUMS bit in the SSiMR2 register, and bits CPHS and CPOS in the SSiMR register.

Figure 23.12 shows the relation between those parameters.




Figure 23.12 Transmit/Receive Clock Polarity and Phase of Transmit/Receive Data (i = 0 to 2)

23.1.2 Transmit/Receive Shift Register

The transmit/receive shift register transmits and receives serial data. Data transferred to the transmit/receive shift register is shifted-out with the MSB first. Received data is shifted-in with the LSB first. Figure 23.13 shows transmit/receive shift register operation.

23.1.2.1 Bit Order

The bit order to be transmitted/received can be selected using the MLS bit in the SSiMR register. When the MLS bit is 1 (LSB first), transmission starts from the LSB and completes with the MSB. In a receive operation, the first received bit is considered to be the LSB. When the MLS bit is 0 (MSB first), the bit order transmitted is reversed and the first received bit is considered to be the MSB.

(1) Transmit operation

When the MLS bit is 0 (MSB first), the written value is reflected in the SSiTDR register in the order written

When the MLS bit is 1 (LSB first), the written value is reflected in the SSiTDR register in the reversed order, that is, the reversed written value is read from the SSiTDR register.

In both cases, however, data is transferred to the transmit/receive shift register in the transmitted order.

(2) Receive operation

When the MLS bit is 0 (MSB first), the received data is transferred from the transmit/receive shift register to the SSiRDR register in the order received.

When the MLS bit is 1 (LSB first), the received data is transferred from the transmit/receive shift register to the SSiRDR register in the reversed order.

23.1.2.2 Variable-Length Data Transmission/Reception

When the data length is less than 16 bits, the shift-in/shift-out position is changed to adjust the bit position.

This function enables transmit/receive data with the LSB in bit 0.





Figure 23.13 Transmit/Receive Shift Register Operation


23.1.3 Data I/O Pin and SSi Shift Register

The connection pattern of the data I/O pins and the transmit/receive shift register varies with the setting combination of the MSS bit in the SSiCRH register, and bits SSUMS and BIDE in the SSiMR2 register. Figure 23.14 shows the relation between those parameters.


(A) When the SSUMS bit is 0 (synchronous serial communication mode)



(B) When the SSUMS bit is 1 (4-wire serial bus mode), the MSS bit is 0 (slave mode), and the BIDE bit is 0 (normal mode)



(C) When the SSUMS bit is 1 (4-wire serial bus mode), the MSS bit is 1 (master mode), and the BIDE bit is 0 (normal mode)



(D) When the SSUMS bit is 1 (4-wire serial bus mode) and the BIDE bit is 1 (bidirectional mode)




Figure 23.14 Data I/O Pins and Transmit/Receive Shift Register (i = 0 to 2)

23.1.4 Interrupt Requests

In synchronous serial communication mode and 4-wire serial bus mode, there are five interrupt request sources: transmit data register empty, transmit end, receive data register full, overrun error, and conflict error. Since all of these interrupt request sources are assigned to an interrupt vector table, they should be identified by flags in the interrupt handler.

Table 23.3 lists the serial bus interface interrupt request sources.

Table 23.3 Interrupt Request Sources in Synchronous Serial Communication Mode and 4-wire Serial Bus Mode

Interrupt Request Source	Generating Condition for Interrupt Requests (1, 2)
Transmit data register empty (TXI)	TIE = 1 and TDRE = 1
Transmit end (TEI)	TEIE = 1 and TEND = 1
Receive data register full (RXI)	RIE = 1 and RDRF = 1
Overrun error (OEI)	RIE = 1 and ORER = 1
Conflict error (CEI)	CEIE = 1 and CE = 1

Notes:

- 1. CEIE, RIE, TEIE, and TIE: Bits in the SSiER register
- 2. CE, ORER, RDRF, TEND, and TDRE: Bits in the SSiSR register

When one or more conditions to generate an interrupt request listed in Table 23.3 are met, a serial bus interface interrupt request is generated. The corresponding interrupt sources should be set to 0 in the interrupt handler.

However, bits TDRE (transmit data register empty) and TEND (transmit end) automatically become 0 when the next transmit data is written to the SSiTDR register. The RDRF bit (receive data register full) automatically becomes 0 when the SSiRDR register is read.

Note that if no data is being transmitted, the TDRE bit, which became 0 as mentioned above, is set back to 1 (no data left in the SSiTDR register) since the written data is immediately transferred to the transmit/receive shift register. And, if the TDRE bit is set to 0 (unsent data left in SSiTDR register) by a program, it may cause the transmission of an additional data frame.

23.1.5 Communication Modes and Pin Functions

In synchronous serial communication mode and 4-wire serial bus mode, the function of I/O pins varies with the setting combinations of the MSS bit in the SSiCRH register, and bits RE and TE in the SSiER register. The SSCKi pin is used for output in master mode, and input in slave mode. The port direction register and the port function select register need to be configured according to the direction of pins SSIi, SSOi, and SSCKi.

Table 23.4 shows the relation between communication modes and I/O pins.

Table 23.4 Communication Modes and I/O Pins (i = 0 to 2)

Communication Mode	Bit Setting					Pin State		
Communication Mode	SSUMS	BIDE	MSS	TE	RE	SSIi	SSOi	SSCKi
Synchronous serial communication mode	0	Disabled	0 (slave)	0	1	Input	_ (1)	Input
				1	0	_ (1)	Output	
					1	Input	Output	
			1 (master)	0	1	Input	_ (1)	
				1	0	_ (1)	Output	
					1	Input	Output	
4-wire serial bus mode (in standard mode)	1	0	0 (slave)	0	1	_ (1)	Input	
				1	0	Output	_ (1)	Input Output
					1	Output	Input	
			1 (master)	0	1	Input	_ (1)	
				1	0	_ (1)	Output	
					1	Input	Output	
4-wire bus communication mode (in bidirectional mode) (2)	1	1	0	0	1	_ (1)	Input	Input
			(slave)	1	0	_ (1)	Output	
			1	0	1	_ (1)	Input	Output
			(master)	1	0	_ (1)	Output	

Notes:

- 1. This pin can be used as a programmable I/O port.
- 2. In 4-wire bus communication mode (in bidirectional mode), do not use the following combination: TE bit is 1 and RE bit is 1.

SSUMS and BIDE: Bits in the SSiMR2 register

MSS: Bit in the SSiCRH register TE and RE: Bits in the SSiER register

23.1.6 Synchronous Serial Communication Mode

23.1.6.1 Initialization of Synchronous Communication Mode

Figure 23.15 shows the initialization procedure of synchronous serial communication mode. Set the TE bit in the SSiER register to 0 (transmission disabled) and the RE bit in the SSiER register to 0 (reception disabled) before the data transmit/receive operation.

To change the communication mode or the communication data format, set bits TE and RE to 0 in advance. Note that flags RDRF and ORER and the SSiRDR register are unaffected even if the RE bit is set to 0.




Figure 23.15 Initialization Procedure in Synchronous Communication Mode (i = 0 to 2)

23.1.6.2 Data Transmission

Figure 23.16 shows an example of the transmit operation in synchronous serial communication mode. During data transmission, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as a transmit/receive clock is output from the SSCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SSCKi pin. In both cases, transmit data is output synchronized with the transmit/receive clock.

After setting the TE bit in the SSiER register to 1 (transmission enabled), if transmit data is written to the SSiTDR register, the TDRE bit in the SSiSR register automatically becomes 0 (unsent data left in the SSiTDR register), and data in the SSiTDR register is transferred to the transmit/receive shift register. Then the TDRE bit becomes 1 (no data left in the SSiTDR register) and data transmission starts. And, if the TIE bit in the SSiER register is 1 (transmit data register empty interrupt enabled), a transmit data empty interrupt request (TXI) is generated.

When the TDRE bit is 0, after transmitting one frame of data, the data is transferred from the SSiTDR register to the transmit/receive shift register to start the next data transmission. When the TDRE bit is 1, after transmitting the eighth bit of data, the TEND bit in the SSiSR register becomes 1 (transmission is completed). And, if the TEIE bit in the SSiER register is 1 (transmit end interrupt enabled), a transmit end interrupt request (TEI) is generated.

After data transmission is completed, the SSCKi pin is fixed to the level specified by the CPOS bit in the SSiMR register.

Note that data cannot be transmitted while the ORER bit in the SSiSR register is 1 (overrun error occurred). Set the ORER bit to 0 before data transmission.

Figure 23.17 shows an example of data transmission procedure in synchronous serial communication mode.




Figure 23.16 Transmit Operation Example in Synchronous Serial Communication Mode (i = 0 to 2)




Figure 23.17 Data Transmission Example in Synchronous Serial Communication Mode (i = 0 to 2)

23.1.6.3 Data Reception

Figure 23.18 shows an example of the receive operation in synchronous serial communication mode. During data reception, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as transmit/receive clock is output from the SSCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SSCKi pin. In both cases, receive data is input synchronized with the transmit/receive clock.

In master mode, a dummy read of the SSiRDR register evokes the receive clock output to start data reception.

When the eighth bit of data is received, the RDRF bit in the SSiSR register becomes 1 (received data left in the SSiRDR register) and the received data is stored into the SSiRDR register. And, if the RIE bit in the SSiER register is 1 (receive data register full interrupt/overrun error interrupt enabled), a receive data register full interrupt request (RXI) is generated. When the SSiRDR register is read, the RDRF bit automatically becomes 0 (no data left in the SSiRDR register).

To end the receive data operation in master mode, set the RSSTP bit in the SSiCRH register to 1 (receive operation ended after receiving the current frame) before reading the data of the second to last frame from the SSiRDR register. Then the transmit/receive clock stops when the last frame reception is completed. When the clock stops, set the RE bit in the SSiER register to 0 (reception disabled) and the RSSTP bit to 0 (receive operation continued after receiving the current frame) and read the data of the last frame. Note that if the SSiRDR register is read while the RE bit is 1, then the receive clock is output again.

If the eighth bit of the data is received when the RDRF bit is 1, the ORER bit in the SSiSR register becomes 1 (overrun error occurred), and the receive operation stops. Note that data cannot be received while the ORER bit is 1. Set the ORER bit to 0 before resuming data reception.

Figure 23.19 shows an example of the data reception procedure in master mode of synchronous communication mode.




Figure 23.18 Receive Operation Example in Master Mode of Synchronous Serial Communication Mode (i = 0 to 2)




Figure 23.19 Data Reception Example in Master Mode of Synchronous Serial Communication Mode (i = 0 to 2)

23.1.6.4 Data Transmission/Reception

Data transmission/reception is a combined operation of data transmission and data reception mentioned in sections 23.1.6.2 and 23.1.6.3.

Data transmission/reception starts when data is written to the SSiTDR register, and ends when the eighth bit of data is transmitted while the TDRE bit is 1 (no data left in the SSiTDR register). The data transmit/receive operation stops when the ORER bit becomes 1 (overrun error occurred) due to an error.

To switch modes from transmit mode (TE bit is 1 and RE bit is 0) or receive mode (TE bit is 0 and RE bit is 1) to transmit/receive mode (TE bit is 1 and RE bit is 1), set bits TE and RE to 0. Then, check that the TEND bit is 0 (transmission continued), the RDRF bit is 0 (no data left in the SSiRDR register), the ORER bit is 0 (no overrun error), and subsequently set bits TE and RE to 1 at the same time.

Figure 23.20 shows an example of data transmission/reception procedure in synchronous serial communication mode.






Figure 23.20 Data Transmission/Reception Example in Synchronous Communication Mode (i = 0 to 2)

23.1.7 4-wire Serial Bus Mode

In 4-wire serial bus mode, the serial bus interface operates serial communication via four logic signal lines: clock line, data input line, data output line, and chip select line. This mode also contains bidirectional mode, in which a single pin is used for the data input line and data output line.

The data input line and data output line share the SSIi pin and SSOi pin. The combined setting of the MSS bit in the SSiCRH register and the BIDE bit in the SSiMR2 register determines which line is assigned to which pin. Refer to 23.1.3 "Data I/O Pin and SSi Shift Register" for more details. In this mode, the clock polarity and phase for transmit/receive data can be configured by setting bits CPOS and CPHS in the SSiMR register, respectively. Refer to 23.1.1.1 "Transmit/Receive Clock Polarity and Phase" for more details.

The chip select line functions as an output pin in master mode and as an input pin in slave mode. In master mode, the \overline{SCSi} pin can be assigned as an output pin by setting bits CSS1 and CSS0 in the SSiMR2 register to 10b. Also, a programmable I/O port can be assigned as the chip select pin in this mode. In slave mode, the \overline{SCSi} pin is assigned as an input pin by setting bits CSS1 and CSS0 to 01b. In 4-wire serial bus mode, serial communication is normally performed with the MSB first (the MLS bit in the SSiMR register is set to 0).

23.1.7.1 Initialization of 4-wire Serial Bus Mode

Figure 23.21 shows the initialization of 4-wire serial bus mode. Initialize the circuit by setting the TE bit in the SSiER register to 0 (transmission disabled) and the RE bit in the SSiER register to 0 (reception disabled) before a data transmission/reception.

To change the communication mode or the communication data format, set bits TE and RE to 0 in advance. Note that bits RDRF and ORER and the SSiRDR register are unaffected even if the RE bit is set to 0.






Figure 23.21 Initialization in 4-wire Serial Bus Mode (i = 0 to 2)

23.1.7.2 Data Transmission

Figure 23.22 shows an example of the transmit operation in 4-wire serial bus mode. During data transmission, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as a transmit/receive clock is output from the SSCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SSCKi pin while the \overline{SCSi} pin is low. In both cases, transmit data is output synchronized with the transmit/receive clock.

After setting the TE bit in the SSiER register to 1 (transmission enabled), if transmit data is written to the SSiTDR register, the TDRE bit in the SSiSR register automatically becomes 0 (unsent data left in the SSiTDR register), and data in the SSiTDR register is transferred to the transmit/receive shift register. Then the TDRE bit becomes 1 (no data left in the SSiTDR register) and data transmission starts. And, if the TIE bit in the SSiER register is 1 (transmit data register empty interrupt enabled), a transmit data empty interrupt request (TXI) is generated.

When the TDRE bit is 0, after transmitting one frame of data, the data is transferred from the SSiTDR register to the transmit/receive shift register to start the next data transmission. When the TDRE bit is 1, after transmitting the last bit of data, the TEND bit in the SSiSR register becomes 1 (transmission completed). And, if the TEIE bit in the SSiER register is 1 (transmit end interrupt enabled), a transmit end interrupt request (TEI) is generated.

After the data transmission is completed, the SSCKi pin and the \overline{SCSi} pin become high. To continue data transmission with the \overline{SCSi} pin low, write the data to be transmitted next to the SSiTDR register before the last bit is transmitted.

Note that data cannot be transmitted while the ORER bit in the SSiSR register is 1 (overrun error occurred). Set the ORER bit to 0 before data transmission.

In contrast to synchronous serial communication mode, the \overline{SCSi} pin is used in 4-wire serial bus mode. When the serial bus interface is in master mode, the SSOi pin is high-impedance while the output level at the \overline{SCSi} pin is high. In slave mode, the SSIi pin is high-impedance while the input level at the \overline{SCSi} pin is high.

Refer to Figure 23.17 for an example of data transmission procedure.






Figure 23.22 Transmit Operation Example in 4-wire Serial Bus Mode (i = 0 to 2)

23.1.7.3 Data Reception

Figure 23.23 shows an example of receive operation in 4-wire serial bus mode. During data reception, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as a transmit/receive clock is output from the SSCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SSCKi pin while the SCSi pin is low. In both cases, receive data is input synchronized with the transmit/receive clock.

In master mode, a dummy read of the SSiRDR register evokes the receive clock output to start data reception. Note that the TE bit in the SSiER register should be set to 0 before performing the dummy read to exit transmit mode.

When the specified data length is received, the RDRF bit in the SSiSR register becomes 1 (received data left in the SSiRDR register) and the received data is stored into the SSiRDR register. And, if the RIE bit in the SSiER register is 1 (receive data register full interrupt/overrun error interrupt enabled), a receive data register full interrupt request (RXI) is generated. When the SSiRDR register is read, the RDRF bit automatically becomes 0 (no data left in the SSiRDR register).

To end the receive data operation in master mode, set the RSSTP bit in the SSiCRH register to 1 (receive operation ended after receiving the current frame) before reading the data of the second to last frame from the SSiRDR register. Then the transmit/receive clock stops when the last frame is received. When the clock stops, set the RE bit in the SSiER register to 0 (reception disabled) and the RSSTP bit to 0 (receive operation continued after receiving the current frame) and read the data of the last frame. Note that if the SSiRDR register is read while the RE bit is 1, then the receive clock is output again.

If the last bit of the data is received when the RDRF bit is 1, the ORER bit in the SSiSR register becomes 1 (overrun error occurred), and the receive operation stops. Note that data cannot be received while the ORER bit is 1. Set the ORER bit to 0 before resuming data reception.

Refer to Figure 23.19 for an example of data reception procedure.






Figure 23.23 Receive Operation Example in 4-wire Serial Bus Mode (i = 0 to 2)

23.1.7.4 SCSi Pin Control and Arbitration

In 4-wire serial bus mode, when bits CSS1 and CSS0 are set to 10b (functions as \overline{SCSi} output pin), and the MSS bit in the SSiCRH register is 1 (master mode), then arbitration is performed by monitoring the \overline{SCSi} pin before starting serial data transmission. When the serial bus interface detects that the synchronized internal \overline{SCSi} signal level drops to low before data transmission, the CE bit in the SSiSR register becomes 1 (conflict error occurred) and the MSS bit automatically becomes 0 (slave mode). Figure 23.24 shows the arbitration timing.

Note that the serial bus interface can no longer continue transmitting while the CE bit is 1. To start data transmission, confirm the CE bit is 1 and then set it to 0 (no conflict error).




Figure 23.24 Arbitration Timing (i = 0 to 2)

23.2 Note on Serial Bus Interface

23.2.1 Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode

23.2.1.1 Accessing SBI Associated Registers

To read the SBI associated registers (44F06h to 44F2Fh), insert at least three instructions after writing to the registers.

• An example of inserting at least three instructions

Program example MOV.B #00h, 44F0Bh; Set the SS0ER register to 00h.

NOP NOP

MOV.B 44F0Bh, R0L



24. LIN Module

The R32C/152 Group implements local interconnect network (LIN) modules, compliant with LIN Protocol Specification Revisions 1.3, 2.0, and 2.1, which transmit and receive frames, and judge errors automatically. Each module incorporates four channels of master controllers.

Table 24.1 lists the LIN module specifications and Figure 24.1 shows the LIN module block diagram.

Table 24.1 LIN Module Specifications

Item	Specification				
Protocols	LIN Protocol Specification Revisions 1.3, 2.0, and 2.1				
Modules	2				
Channels	8 (LIN master)				
Variable frame composition	Transmit break length: 13 to 28 Tbit				
	Transmit break delimiter length: 1 to 4 Tbit				
	Interbyte space (Header): 0 to 7 Tbit				
	(space between Sync field and ID field) (1)				
	Response space: 0 to 7 Tbit (1)				
	Interbyte space: 0 to 3 Tbit				
	(space between bytes in response space)				
Checksum	Classic checksum or enhanced checksum selectable				
	(changeable at each channel and each frame)				
Data byte(s) in response field	Variable from 0 to 8				
Frame transmission modes	Non-frame separate mode or frame separate mode selectable; the				
	former mode transmits a header and response by a single start command				
	and the latter separately transmits them by respective start command				
Wake-up transmission/reception	Available in LIN wake-up mode				
	Wake-up transmission (1 to 16 Tbit)				
	Wake-up reception				
	Input signal low time count (0.5 to 15.5 Tbit)				
	Input signal low detection				
Operational status	Frame/wake-up transmit completion				
	Frame/wake-up receive completion				
	Data 1 receive completion				
	Input signal low detection				
	Error detection				
	Operating mode				
Error status	Bit error				
	Checksum error				
	Frame timeout error				
	Physical bus error				
	• Framing error				
	• Overrun error				
	Excluding the checksum error, these errors are detection enable or				
	detection disable selectable				
Baud rates	The baud rate generator can generate the baud rates in the LIN				
	specifications (each channel can be selected separately)				

Note:

1. The interbyte space (Header) has the same value as the response space since both spaces are set in the same register.




Figure 24.1 LIN Module Block Diagram

- LINi_jOUT, LINi_jIN (i = 0, 1; j = 0 to 3): LIN I/O pins
- Baud rate generator: Generates a communication clock for LIN
- LINi common registers: Common registers for the LIN modules
- LINi channel j dedicated registers:

A set of dedicated registers for each channel. Each set of registers can be used by switching the register window using the LiCW register.

• Interrupt control circuit:

Controls the interrupt requests (LINi_j interrupt and LINi low detection interrupt) generated by the LIN modules

24.1 LIN Module Associated Registers

The LIN module has two types of registers: LIN module common registers and LIN channel dedicated registers.

The latter compose up to four register banks for channels 0 to 3, of which an appropriate register bank is selected by switching a channel to be shown on the window. The number of channels per module depends on total channels incorporated.

24.1.1 LINi Common Registers (i = 0, 1)

• LINi channel window select/input signal low detection status register (LiCW register)

This register is to select a channel and monitor the status of input signal low detection of each channel.

• LINi baud rate generator control register (LiBRG register)

This register is to select a count source for the baud rate generator and fLn clock source. Refer to 24.4 "Baud Rate Generator" for details.

• LINi baud rate prescaler k (LiBRPk register) (k = 0, 1)

This register is to set the division value for the baud rate prescaler to generate a transmit/receive clock with the count source selected by the LiBRG register.

24.1.2 LINi Channel Dedicated Registers (i = 0, 1)

Select a channel by setting bits CWS1 and CWS0 in the LiCW register. Each LIN channel dedicated register of the selected channel can be set via the following registers:

LINi mode register 0 (LiMD0 register)

This register is used for the initial setting of LIN module including mode selections and interrupt enable settings.

• LINi mode register 1 (LiMD1 register)

This register is used for the initial setting of LIN module including system clock selection and error detection enable settings.

• LINi wake-up setting register (LiWUP register)

This register sets the low time pulse width of wake-up transmission and reception.

LINi break field setting register (LiBRK register)

This register sets the transmit break length and transmit break delimiter length in break field.

LINi space setting register (LiSPC register)

This register sets each space width required for transmission.

• LINi response field setting register (LiRFC register)

This register sets the number of communication data bytes, the transmit/receive direction, and a checksum model.

• LINi ID buffer register (LiIDB register)

This register sets the transmission ID and ID parity bits.

• LINi status control register (LiSC register)

This register changes the LIN operating mode.

LINi transmission control register (LiTC register)

This register sets to start the frame/wake-up transmission and response field transmission.

LINi status register (LiST register)

This register monitors the status including frame/wake-up transmit completion, frame/wake-up receive completion, Data 1 receive completion, input signal low detection, error detection, and operating mode.

• LINi error status register (LiEST register)

This register monitors error status caused by bit, checksum, physical bus, frame timeout, framing, and overrun errors).

• LINi data n buffer register (LiDBn register) (n = 1 to 8)

This register, commonly used as transmission and reception data buffer, sets data to be transmitted and to read received data.

24.1.3 Register Window and Channel Switching

The LIN channel dedicated registers, which are not directly mapped on the memory map of the CPU, are accessed via a register window. The register windows for module 0 and module 1 are mapped at addresses 44E04h to 44E17h and 44E24h to 44E37h, respectively.

According to the setting of bits CWS1 and CWS0 in the LiCW register (i = 0, 1), the LIN channel dedicated registers of the corresponding channel are collectively mapped on the register window. Figure 24.2 shows the block diagram of the register window.




Figure 24.2 Register Window (i = 0, 1)

Figures 24.3 to 24.18 show LIN module associated registers.




Figure 24.3 Registers L0CW and L1CW




Figure 24.4 Registers L0BRG and L1BRG




Figure 24.5 Registers L0BRP0 and L1BRP0





Figure 24.6 Registers L0BRP1 and L1BRP1



Notes:

- 1. These bits should be set when the corresponding channel is in LIN reset mode.
- 2. fLIN is the LIN module system clock.
- 3. This bit setting is enabled only when the RFT bit in the LiRFC register is 1 (response transmission selected).
- 4. The LD bit in the LiST register becomes 1 and an interrupt request is generated in the following cases:
 - When the falling edge of the input signal is detected when this bit is 1.
 - When this bit is set to 1 while the input signal is low.

Figure 24.7 Registers L0MD0 and L1MD0




Figure 24.8 Registers L0MD1 and L1MD1




Figure 24.9 Registers L0WUP and L1WUP




Figure 24.10 Registers L0BRK and L1BRK




Figure 24.11 Registers L0SPC and L1SPC




Figure 24.12 Registers L0RFC and L1RFC




Figure 24.13 Registers L0IDB and L1IDB






Figure 24.14 Registers L0SC and L1SC



- 1. These bits can only be set to 1. They automatically become 0 when the transmission is completed.
- 2. These bits become 0 when transiting to LIN reset mode or LIN wake-up mode.
- 3. Set this bit when the FSM bit in the LiMD0 register and the FTS bit of the corresponding channel are both 1 (frame separate mode, and start frame/wake-up transmission).

Figure 24.15 Registers L0TC and L1TC



Notes:

- 1. These bits do not become 0 automatically. Set them to 0 by a program. Writing 1 to these bits has no effect.
- 2. This flag does not become 1 when a header transmission is completed in frame separate mode.
- 3. While this bit is 1, no interrupt request is generated in the following cases:
 - When the LD bits of other channels become 1.
 - When the conditions for the LD bit to become 1 are satisfied in its own channel.

Figure 24.16 Registers L0ST and L1ST




Figure 24.17 Registers L0EST and L1EST




Figure 24.18 Registers L0DB1 to L0DB8 and L1DB1 to L1DB8

24.2 Operating Modes

The LIN modules have the following three operating modes:

- LIN reset mode
- LIN operating mode
- · LIN wake-up mode

Entering operation modes is controlled for each channel. When all channels are in LIN reset mode, power consumption is reduced since the clock is not provided to the LIN modules. Figure 24.19 shows the transition processes between LIN operating modes and Table 24.2 lists functions available in each mode.




Figure 24.19 LIN Operating Mode Transition (i = 0, 1)

Table 24.2 Functions Available in Each Operating Mode

LIN Reset Mode	LIN Operating Mode	LIN Wake-up Mode
Input signal low detection	Header transmission	Wake-up transmission
	Response transmission	Wake-up reception
	Response reception	Error detection
	Error detection	Input signal low detection
	Input signal low detection	· -

Read bits OMM1 and OMM0 in the LiST register (i = 0, 1) of the corresponding channel to verify that the LIN module has entered each operating mode.

Note that bits OM1 and OM0 and bits OMM1 and OMM0 are allocated differently in each operating mode.

24.2.1 LIN Reset Mode

When bits OM1 and OM0 in the LiSC register (i = 0, 1) of the corresponding channel are set to 00b or 10b, the selected LIN channel enters LIN reset mode, and bits OMM1 and OMM0 in the LiST register become 00b or 01b. In this mode, all LIN functions of the corresponding channel are stopped as well as the clock supply to the LIN module (fLIN) of the channel.

24.2.2 LIN Operating Mode

When bits OM1 and OM0 in the LiSC register of the corresponding channel are set to 11b, the selected LIN channel enters LIN operating mode, and bits OMM1 and OMM0 in the LiST register become 11b.

24.2.3 LIN Wake-up Mode

When bits OM1 and OM0 in the LiSC register of the corresponding channel are set to 01b, the selected LIN channel enters LIN wake-up mode, and bits OMM1 and OMM0 in the LiST register become 10b.



24.3 Operational Overview

24.3.1 Header Transmission

Figure 24.20 shows the operation in header transmission and Table 24.3 lists the processing in header transmission.




Figure 24.20 Operation in Header Transmission

Table 24.3 Processing in Header Transmission (i = 0, 1)

	Software Processing	LIN Module Processing
	Set a baud rate	Wait for frame/wake-up transmission
	 Set the following bits in the LiMD0 register: 	start by software (idle)
	The FTCIE bit to 1 (frame/wake-up transmit completion	
	interrupt enabled);	
	The FRCIE bit to 1 (frame/wake-up receive completion	
	interrupt enabled);	
	The ERRIE bit to 1 (error detection interrupt enabled)	
	Change the operating mode of the corresponding LIN channel	
	• Set the following bits in the LiBRK register:	
	Bits BLT3 to BLT0 for break low (13 to 28 Tbit);	
4 \	Bits BDT1 and BDT0 for break delimiter (1 to 4 Tbit)	
(1)	Set the following bits in the LiSPC register:	
	Bits IBSH2 to IBSH0 for interbyte space (Header)/response	
	space (0 to 7 Tbit);	
	Bits IBS1 and IBS0 for interbyte space (0 to 3 Tbit)	
	Set the following bits in the LiIDB register:	
	Bits ID5 to ID0 for ID value;	
	Bits IDP1 and IDP0 for parity value	
	Set the following bits in the LiRFC register:	
	Bits RFDL3 to FRDL0 for data length;	
	The RFT bit for response transmit/receive direction	
	The CSM bit for checksum model	
	• Set the transmit data	
(2)	Set the FTS bit in the LiTC register to 1 (frame/wake-up)	Transmit break
	transmission started)	
(3)	Wait for an interrupt request to be generated	Transmit break delimiter
(4)		Transmit Sync field (55h)
(5)		Transmit interbyte space (Header)
(6) (7)		Transmit ID field
(7)		Transmit response space

24.3.2 Response Transmission

Figure 24.21 shows the operation in response transmission and Table 24.4 lists the processing in response transmission.




Figure 24.21 Operation in Response Transmission

Table 24.4 Processing in Response Transmission (i = 0, 1)

	<u> </u>	· · ·
	Software Processing	LIN Module Processing
	In frame separate mode	In frame separate mode
	Set the RTS bit in the LiTC register to 1	Transmit response space while waiting for
(1)	(response transmission started)	response transmission enabled
(1)	 In non-frame separate mode 	In non-frame separate mode
	Wait for an interrupt request to be generated	Go to (2) if the response space transmission is
		completed
(2)	Wait for an interrupt request to be generated	Transmit Data 1
(3)		Transmit interbyte space
		Transmit Data 2, then the next interbyte space
		Transmit Data 3, then the next interbyte space
(4)		(Repeat this process for the data length specified
		in bits RFDL3 to RFDL0 in the LiRFC register. Go
		to (6) if an error occurs.)
(5)		Transmit checksum
		Set frame/wake-up transmit completion flag or
		error flag
		Set the following bits in the LiTC register:
(6)		The FTS bit to 0 (frame/wake-up transmission
		stopped);
		The RTS bit to 0 (response transmission
		stopped)
(7)	Processing after communication	Idle
(')	Check the LiST register and set flags to 0	

24.3.3 Response Reception

Figure 24.22 shows the operation in response reception and Table 24.5 lists the processing in response reception.




Figure 24.22 Operation in Response Reception

Table 24.5 Processing in Response Reception (i = 0, 1)

	Software Processing	LIN Module Processing			
(1)	Wait for an interrupt request to be	Wait for a start bit to be detected			
(')	generated (without processing)				
(2)	Wait for an interrupt request to be	Receive Data 1 due to start bit detection			
(3)	generated	Set Data 1 receive completion flag			
		Receive Data 2 due to start bit detection			
		Receive Data 3 due to start bit detection			
		(Repeat this process for the data length specified in bits			
		RFDL3 to RFDL0 in the LiRFC register. Abort the reception			
(4)		and go to (5) if an error occurs. Checksum judgement is not			
		performed in this case.)			
		:			
		:			
		Receive checksum due to start bit detection			
		Judge the checksum			
(5)		Set frame receive completion flag or error flag			
(3)		Set the FTS bit in the LiTC register to 0 (frame/wake-up)			
		transmission stopped)			
	Processing after communication	Idle			
(6)	Check the LiST register and set flags to				
	0				

24.4 Baud Rate Generator

The LIN module system clock (fLIN) is generated by peripheral clock divided by the baud rate generator. The fLIN divided by 8 or 16 is used as the bit rate. The reciprocal of the bit rate is called bit time and expressed as "Tbit".

When the BTD bit in the LiMD0 register (i = 0, 1) is 0 (1 Tbit is generated by 8 fLIN), the FLNS bit in registers LiBRG and LiBRP0 should be set so that fLn is 153600 Hz (19200 bps × 8). Therefore,

 $fLn = 19200 \text{ bps} \times 8 \text{ [Hz]}$

 $fLn2 = 9600 bps \times 8 [Hz]$

 $fLn8 = 2400 \text{ bps} \times 8 \text{ [Hz]}$

Then they are divided by 8 in the bit timing generator, which results in 19200 bps, 9600 bps, and 2400 bps, respectively. The baud rate of 10417 bps is generated by the bit setting in the LiBRP1 register. When the BTD bit is 1 (1 Tbit is generated by 16 fLIN), the FLNS bit in registers LiBRG and LiBRP0 should be set so fLn is 307200 Hz (= $19200 \text{ bps} \times 16$).

Figure 24.23 shows the block diagram of baud rate generation.




Figure 24.23 Baud Rate Generation Block Diagram (i = 0, 1)

Tables 24.6 and 24.7 list the baud rates (19200, 9600, 2400, and 10417 bps) generated by the peripheral clock frequency, and their errors.

Table 24.6 Baud Rate Generation Example (for 19200, 9600, and 2400 bps)

Peripheral Clock	Divide-by- (n + 1)	BRP0 Output	Bit Times	fLn [19200 bps] (unit: bps)	fL2n [9600 bps] (unit: bps)	fL8n [2400 bps] (unit: bps)	Error (unit: %)
32 MHz	104	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
30 MHz	98	No division/ divide-by-2	16 fLIN/ 8 fLIN	19132.65	9566.33	2391.58	-0.35
24 MHz	78	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
20 MHz	65	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
16 MHz	52	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
12 MHz	39	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
10 MHz	65	No division (1)	8 fLIN	19230.77	9615.38	2403.85	+0.16
8 MHz	26	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
4 MHz	13	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
2 MHz	13	No division (1)	8 fLIN	19230.77	9615.38	2403.85	+0.16

Note:

Table 24.7 Baud Rate Generation Example for 10417 bps

Peripheral	Divide-by-	Bit Times	fLIN	Baud Rate [10417 bps]	Error
Clock	(m + 1)	Dit Tillies	ILIIN	(unit: bps)	(unit:%)
32 MHz	48 / 96	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
30 MHz	45 / 90	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
24 MHz	36 / 72	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
20 MHz	30 / 60	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
16 MHz	24 / 48	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
12 MHz	18 / 36	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
10 MHz	15 / 30	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
8 MHz	12 / 24	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
4 MHz	6 / 12	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
2 MHz	3/6	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003

^{1.} An error does not fulfill the LIN protocol specification (±0.5%) if the BRP0 clock is divided by 2.

24.5 Data Transmission and Reception

24.5.1 Data Transmission

The LIN module transmits 1-bit data per Tbit.

The transmitted data returns to the input pin for data reception via the LIN transceiver. Then the received data is compared to the transmitted data and the result is stored in the BER bit in the LiEST register (i = 0, 1) (refer to 24.10 "Error Status" for details). The timing to compare the received data is at the fifth clock when the BTD bit in the LiMD0 register is 0 (1 Tbit is generated by 8 fLIN), and at the 13th clock when the BTD bit is 1 (1 Tbit is generated by 16 fLIN).

Figure 24.24 shows data transmission timing.




Figure 24.24 Data Transmission Timing (i = 0, 1; j = 0 to 3)

24.5.2 Data Reception

Data reception in the LIN module requires an internal signal generated from the input signal at the $LINi_jIN$ (i = 0, 1; j = 0 to 3) pin by a double-latch clocking scheme.

The byte field of this internal signal, called the synchronized LINi_jIN, is synchronized with fLIN at the falling edge of the start bit. The synchronized LINi_jIN signal is sampled again 0.5 Tbit after a falling edge is detected, and if the signal is low, it is verified as the start bit. It is not verified as the start bit if the LINi_jIN signal has been low after a reset is released or high is detected on sampling.

Once the start bit is detected, data bits are sampled every Tbit.

Figure 24.25 shows the data reception timing.




Figure 24.25 Data Reception Timing (i = 0, 1; j = 0 to 3)

24.6 Buffer Processing of Transmit/Receive Data

This section describes buffer processing when the LIN module is continuously transmitting and receiving data.

24.6.1 Transmission of LIN Frame

In 8-byte transmission, the values stored in registers LiDB1 to LiDB8 (i = 0, 1) of each channel are transmitted in order to Data 1 to Data 8 of the LIN frame.

In 4-byte transmission, the values stored in registers LiDB1 to LiDB4 are transmitted to Data 1 to Data 4 of the LIN frame, and the values stored in registers LiDB5 to LiDB8 are not transmitted.

Figure 24.26 shows the processing of LIN transmission and buffer.




Figure 24.26 Processing of LIN Transmission and Buffer (i = 0, 1; j = 0 to 3)

24.6.2 Reception of LIN Frame

In 8-byte reception, the values of Data 1 to Data 8 of the LIN frame are stored in registers LiDB1 to LiDB8 (i = 0, 1) of each channel in order at every completion of stop bit reception. In 4-byte reception, the values of Data 1 to Data 4 of the LIN frame are stored in registers LiDB1 to LiDB4 respectively, and no bits are stored in registers LiDB5 to LiDB8.

Figure 24.27 shows the processing of LIN reception and buffer.




Figure 24.27 Processing of LIN Reception and Buffer (i = 0, 1; j = 0 to 3)

24.7 Wake-up Transmission and Reception

Wake-up transmission and reception can be used in LIN wake-up mode.

24.7.1 Wake-up Transmission

24.7.1.1 Operation of Wake-up Transmission

In LIN wake-up mode, when the FTS bit in the LiTC register (i = 0, 1) is set to 1 (frame/wake-up transmission started), the wake-up signal is output at the output pin of the selected channel. Low time pulse width of the wake-up signal is set by bits WUTL3 to WUTL0 in the LiWUP register.

When low of wake-up is output without any bit error detected, the FTC bit in the LiST register becomes 1 (frame/wake-up transmission completed). When the FTCIE bit in the LiMD0 register is 1 (frame/wake-up transmit completion interrupt enabled), an interrupt request is generated.

When a bit error is detected, the operation is aborted and the BER bit in the LiEST register becomes 1 (bit error is detected).

Figure 24.28 shows the wake-up transmission timing.




Figure 24.28 Wake-up Transmission Timing (i = 0, 1; j = 0 to 3)

24.7.1.2 Wake-up Collision

When the master and slave transmit wake-up signals simultaneously, a signal collision occurs on the LIN bus. However, no collision of the wake-up signals is detected in the LIN module.

Even if the LIN bus is fixed low, it is not recognized as a wake-up signal: the input signal low time count does not function unless a recessive (high) is detected once after the wake-up signals are transmitted.

24.7.2 Wake-up Reception

24.7.2.1 Wake-up Reception Operation

A wake-up is detected by either of the following functions: input signal low time count or input signal low detection. The input signal low time count is available in LIN wake-up mode and the input signal low detection is available in all LIN operating modes.

The input signal low time count measures the low time of an input signal at the LINi_jIN pin (i = 0, 1; j = 0 to 3) by counting at the same sampling timing as that of data reception. When the counted low time reaches the value set with bits WURL3 to WURL0 in the LiWUP register, the FRC bit in the LiST register becomes 1 (frame/wake-up reception completed). When the FRCIE bit in the LiMD0 register is 1 (frame/wake-up receive completion interrupt enabled), an interrupt request is generated.

On the other hand, the input signal low detection is to asynchronously detect the falling edge of the input signal at the LINi_jIN pin. While the LDE bit in the LiMD0 register is 1 (input signal low detection enabled), the LD bit in the LiST register becomes 1 (input signal low detected) when the falling edge is detected, and an interrupt request is generated.

Figure 24.29 shows an example of the wake-up detection.

When the bit rate is 19200 bps (1 Tbit = 52 μ s) and the pulse width is 3.5 Tbit (bits WURL3 to WURL0 is 0011b), the low time pulse over 182 μ s (= 52 μ s × 3.5) is recognized as the wake-up signal.




Figure 24.29 Wake-up Detection (i = 0, 1; j = 0 to 3)

The input signal low time count is not available during the wake-up transmission processing, however, the input signal low detection is. If the FTS bit in the LiTC register is set to 1 (start frame/wake-up transmission) while a wake-up reception is being counted, the reception processing is aborted to perform the wake-up transmission.

24.8 Low Power Mode Control Using Input Signal Low Detection

The input signal low detection can be used as the interrupt to exit wait mode or stop mode. Figure 24.30 shows a setting example before entering wait mode. Refer to 7.7.2 "Wait Mode" and 7.7.3 "Stop Mode" for details on entering wait or stop mode.




Figure 24.30 Example of Setting Before Transition to Wait Mode (i = 0, 1)

24.9 Operational Status

The LIN module detects six types of operational statuses.

Statuses that can generate an interrupt request are: frame/wake-up transmit completion, frame/wake-up receive completion, input signal low detection, and error detection.

Table 24.8 lists the types of operational statuses.

Table 24.8 Operational Statuses (i = 0, 1; j = 0 to 3)

Operational Status	Detecting Condition	Detectable Operating Modes	Corresponding Bits in the LiST Register
· · ·		LIN operating mode	FTC
	When a wake-up transmission has been successfully completed	LIN wake-up mode	
Frame/wake-up receive completion	When a response frame reception has been successfully completed in the bit setting as follows: RFT bit in the LiRFC register is 0 (reception selected)	LIN operating mode	FRC
	When the low time of the input signal reaches the setting value of bits WURL3 to WURL0 in the LiWUP register	LIN wake-up mode	
Input signal low detection	When the falling edge of the input signal at the LINi_jIN pin is detected with the setting of the LDE bit in the LiMD0 register to 1 (input signal low detection enabled), or when setting the LDE bit to 1 while the LINi_jIN pin is low	All LIN modes	LD
Error detection	When any bit from 0 to 5 in the LiEST register becomes 1 (error detected)	LIN operating mode LIN wake-up mode	ERR
Operating mode	When LIN module has entered the operating mode which was set by bits OM1 and OM0 in the LiSC register	All LIN modes	OMM1 and OMM0
Data 1 receive completion	When the reception of the first byte of a response frame has been completed in the bit setting as follows: RFT bit in the LiRFC register is 0 (reception selected) (1)	LIN operating mode	D1RC

Note:

1. This status is detected except when bits RFDL3 to RFDL0 in the LiRFC register are 0000b (0 bytes + checksum).

24.10 Error Status

24.10.1 Error Status Types

The LIN module detects six types of error statuses. These error statuses can be checked by bits 0 to 5 in the LiEST register (i = 0, 1).

Table 24.9 lists the types of error statuses.

Table 24.9 Error Statuses (i = 0, 1)

Error Status	Error Detecting Condition	Error Detectable Operating Mode	Communication Processing	Detection Enabled/ Disabled	Corresponding Bit in the LiEST Register
Bit error	When the transmitted data does not match with that on the LIN bus monitored by the pin for reception	LIN operating mode LIN wake-up mode	Abort ⁽¹⁾	Selectable	BER
Physical bus error	When LIN bus has already become low just before the break field is transmitted or when it is detected that LIN bus is being fixed to high	LIN operating mode LIN wake-up mode	Abort	Selectable	PBER
Check sum error	When the checksum judgement of the response frame reception processing results in an error	LIN operating mode	_	Not selectable	CSER
Frame timeout error	When the transmit/receive operation is not completed within a specified period of time (2)	LIN operating mode	Abort	Selectable	FTER
Framing error	When the stop bit of each data byte is low in response frame reception processing	LIN operating mode	Abort	Selectable	FER
Overrun error	When the first data byte of the next response frame is received while the FRC bit in the LiST register is 1 (frame reception successfully completed)	LIN operating mode	Abort	Selectable	OER

Notes:

- When a bit error is detected, the processing is aborted after the stop bit is transmitted. If it is detected
 in a non-data space, such as an interbyte space, the transmission processing is aborted after a check
 in that space is completed. During wake-up transmission, the wake-up transmission is aborted
 immediately after the error bit is transmitted.
- 2. The period of time (as time out value) depends on the response field data length set by bits RFDL3 to RFDL0 in the LiRFC register as follows:

Time out value =
$$50 + (data bytes + 1) \times 14$$
 [Tbit]

The above period of time will exceed the value of T_{FRAME_MAX} ({(10 × data bytes + 44) + 1} × 1.4) shown in LIN Specification Package Revision 1.3.



24.10.2 LIN Error Detection Targets

Figure 24.31 shows the area which the LIN module monitors for error detection.




Figure 24.31 LIN Error Detection Targets (i = 0, 1; j = 0 to 3)

24.11 LIN Interrupts

The LIN module generates the LINi_j interrupt (i = 0, 1; j = 0 to 3) and LINi low detection interrupt. Each channel has four interrupt sources: frame/wake-up transmit completion, frame/wake-up receive completion, error detection, and input signal low detection.

Interrupt requests by the frame/wake-up transmit completion, frame/wake-up receive completion, and error detection interrupt sources are aggregated in each channel by logical OR as an interrupt request "LINi_j interrupt". The input signal low detection interrupt of each channel, on the other hand, is aggregated in each module by logical OR as a LINi low detection interrupt request.

The respective interrupt request is output when the corresponding flag in the LiST register becomes 1 while the corresponding bit in the LiMD0 register is 1 (interrupt enabled). No new interrupt request is generated by the other sources if any of them is 1 since multiple interrupt sources are aggregated.

Figures 24.32 and 24.33 show the block diagram of the LINi_j interrupt and the LINi low detection interrupt, respectively.




Figure 24.32 LINi_j Interrupt Block Diagram (i = 0, 1; j = 0 to 3)




Figure 24.33 LINi Low Detection Interrupt Block Diagram (i = 0, 1)

25. CAN Module

The R32C/152 Group implements three channels (CAN0 to CAN2) of the Controller Area Network (CAN) module that complies with the ISO 11898-1 standard. The CAN module transmits and receives both formats of messages, namely the standard identifier (11 bits) (identifier hereafter referred to as ID) and extended ID (29 bits).

Tables 25.1 and 25.2 list the CAN module specifications, and Figure 25.1 shows the CAN module block diagram.

Connect the CAN bus transceiver externally.

Table 25.1 CAN Module Specifications (1/2)

Item	Specification
Protocol	ISO 11898-1 compliant
Bit rate	Maximum 1 Mbps
Message boxes	32 mailboxes:
	Two selectable mailbox modes:
	Normal mailbox mode
	All 32 mailboxes can be indivisually configured for transmission or reception
	• FIFO mailbox mode:
	24 mailboxes can be indivisually configured for transmission or reception.
	4 of the remaining mailboxes can be configured for transmit FIFO and the other
	4 mailboxes for receive FIFO
Reception	Data frames and remote frames can be received
	• Selectable receiving ID format (standard ID only, extended ID only, or both IDs)
	Programmable one-shot reception function
	Selectable overwrite mode (message overwritten) or overrun mode (message disposed of the control of the co
	discarded)
A acontonea filtaring	 The reception complete interrupt can be enabled or disabled for each mailbox 8 acceptance masks: 1 mask for every 4 mailboxes
Acceptance filtering	The mask can be enabled or disabled for each mailbox
Transmission	Data frames and remote frames can be transmitted
Halisillission	Selectable transmitting ID format (standard ID only, extended ID only, or both)
	IDs)
	Programmable one-shot transmission function
	Selectable ID priority transmit mode or mailbox number priority transmit mode
	Transmission request can be aborted (A completed abort operation can be
	confirmed with a flag)
	The transmission complete interrupt can be enabled or disabled for each
	mailbox
Mode transition for	Mode transition for recovering from the bus-off state can be selected:
bus-off recovery	• ISO 11898-1 compliant
	Automatic entry to CAN halt mode at bus-off entry
	Automatic entry to CAN halt mode at bus-off end
	Entry to CAN halt mode by a program
	Transition to the error-active state by a program

Table 25.2 CAN Module Specifications (2/2)

Item	Specification		
Error status monitoring	CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK)		
	delimiter error) can be monitored		
	• Transition to error states can be detected (error-warning, error-passive, bus-off		
	entry, and bus-off recovery)		
	The error counters can be read		
Time stamp function	Time stamp function using a 16-bit counter		
	The reference clock can be selected among 1, 2, 4, and 8 bit times		
Interrupt sources	6 types:		
	Reception complete		
	Transmission complete		
	Receive FIFO		
	Transmit FIFO		
	• Error		
	Wake-up		
CAN sleep mode	Current consumption can be reduced by stopping the CAN clock		
Software support units	3 software support units:		
	Acceptance filter support		
	Mailbox search support (receive mailbox search, transmit mailbox search, and		
	message lost search)		
	Channel search support		
CAN clock source	Peripheral bus clock or main clock selectable		
Test modes	3 test modes available for user evaluation:		
	Listen only mode		
	Self test mode 0 (external loop back)		
	Self test mode 1 (internal loop back)		




Figure 25.1 CAN Module Block Diagram (i = 0 to 2)


- CANIIN/CANIOUT (i = 0 to 2): CAN I/O pins
- Protocol controller: Handles CAN protocol processing such as bus arbitration, bit timing at transmission and reception, stuffing, error handling, etc.
- Message box: Consists of 32 mailboxes which can be individually configured as either a transmit or receive mailbox. Each mailbox has its own ID, data length code, an 8-byte data field, and a time stamp.
- Acceptance filter: Filters received messages. Registers CiMKR0 to CiMKR7 are used for the filtering process.
- Timer: Used for the time stamp function. The timer value when storing a message into a mailbox is written as the time stamp value.
- Wake-up function: Generates a CANi wake-up interrupt request when a message is detected on the CAN bus.
- Interrupt generator: Generates the following five types of interrupts:
 - CANi reception complete interrupt
 - CANi transmission complete interrupt
 - CANi receive FIFO interrupt
 - CANi transmit FIFO interrupt
 - CANi error interrupt
- CAN SFRs: CAN-associated registers. Refer to 25.1 "CAN SFRs" for details.

25.1 CAN SFRs

CAN-associated registers are shown in Figures 25.2 to 25.11, 25.13, 25.14, 25.16 to 25.20, 25.22, and 25.24 to 25.30.



25.1.1 CANi Control Register (CiCTLR) (i = 0 to 2)



- When bits CANM and SLPM are changed, read the CiSTR register to ensure that the mode has been switched. Do not change bits CANM and SLPM until the mode has been switched.
- 2. Write to the SLPM bit in CAN reset mode or CAN halt mode. When rewriting the SLPM bit, set only this bit to 0 or 1.
- 3. Write to bits BOM, MBM, IDFM, MLM, TPM, and TSPS in CAN reset mode.
- 4. Set the RBOC bit to 1 in bus-off state.
- 5. Bits RBOC and TSRC are automatically set back to 0 after being set to 1. They are read as 0.
- 6. Set the TSRC bit to 1 in CAN operation mode.

Figure 25.2 Registers C0CTLR to C2CTLR

25.1.1.1 CANM Bit

Set the CANM bit to select one of the following modes for the CAN module: CAN operation mode, CAN reset mode, or CAN halt mode. Refer to 25.2 "Operating Modes" for details.

Set the SLPM bit to 1 to select CAN sleep mode.

Do not set the CANM bit to 11b.

When the CAN module enters CAN halt mode according to the setting of the BOM bit, the CANM bit automatically becomes 10b.

25.1.1.2 SLPM Bit

When the SLPM bit is set to 1, the CAN module enters CAN sleep mode.

When this bit is set to 0, the CAN module exits CAN sleep mode.

Refer to 25.2 "Operating Modes" for details.

25.1.1.3 BOM Bit

Set the BOM bit to select bus-off recovery mode.

When the BOM bit is 00b, the recovery from bus-off is ISO 11898-1 compliant, i.e. the CAN module reenters CAN communication (error-active state) after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off.

When the BOM bit is 01b, as soon as the CAN module enters the bus-off state, the CANM bit in the CiCTLR register becomes 10b (CAN halt mode) and the CAN module enters CAN halt mode (i = 0 to 2). No bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR become 00h.

When the BOM bit is 10b, the CANM bit becomes 10b as soon as the CAN module enters the bus-off state. The CAN module enters CAN halt mode after recovering from the bus-off state, i.e. after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR become 00h.

When the BOM bit is 11b, the CAN module enters CAN halt mode by setting the CANM bit to 10b while the CAN module is still in the bus-off state. No bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR become 00h. However, if the CAN module recovers from bus-off after detecting 11 consecutive recessive bits 128 times before the CANM bit is set to 10b, a bus-off recovery interrupt request is generated.

If the CPU requests an entry to CAN reset mode at the same time as the CAN module attempts to enter CAN halt mode (at bus-off entry when the BOM bit is 01b, or at bus-off end when the BOM bit is 10b), then the CPU request to enter CAN reset mode has higher priority.

25.1.1.4 RBOC Bit

When the RBOC bit is set to 1 (forced recovery from bus-off) in the bus-off state, the CAN module forcibly recovers from the bus-off state. This bit automatically becomes 0. The error state changes from bus-off to error-active.

When the RBOC bit is set to 1, registers CiRECR and CiTECR become 00h and the BOST bit in the CiSTR register becomes 0 (CAN module is not in bus-off state). The other registers do not change. No bus-off recovery interrupt request is generated by recovering from the bus-off state. Use the RBOC bit only when the BOM bit is 00b (normal mode).



25.1.1.5 MBM Bit

When the MBM bit is 0 (normal mailbox mode), mailboxes [0] to [31] are configured as transmit or receive mailboxes.

When this bit is 1 (FIFO mailbox mode), mailboxes [0] to [23] are configured as transmit or receive mailboxes, mailboxes [24] to [27] are configured as transmit FIFO, and mailboxes [28] to [31] are as receive FIFO.

Transmit data is written into mailbox [24] (mailbox [24] is a window mailbox for the transmit FIFO). Receive data is read from mailbox [28] (mailbox [28] is a window mailbox for the receive FIFO). Table 25.3 lists the mailbox configuration.

Table 25.3 Mailbox Configuration

Mailbox	MBM Bit is 0 (Normal mailbox mode)	MBM Bit is 1 ⁽¹⁾ (FIFO mailbox mode)
Mailboxes [0] to [23]	Normal mailbox	Normal mailbox
Mailboxes [24] to [27]		Transmit FIFO
Mailboxes [28] to [31]		Receive FIFO

Note:

- 1. When the MBM bit is set to 1, note the following:
 - Transmit FIFO is controlled by the CiTFCR register (i = 0 to 2).

 The CiMCTLj register for mailboxes [24] to [27] is disabled (j = 0 to 31).

Registers CiMCTL24 to CiMCTL27 cannot be used.

- Receive FIFO is controlled by the CiRFCR register.
 The CiMCTLj register for mailboxes [28] to [31] is disabled.
- Registers CiMCTL28 to CiMCTL31 cannot be used.
- Refer to the CiMIER register for the FIFO interrupts.
- The corresponding bits in the CiMKIVLR register for mailboxes [24] to [31] are disabled. Set 0 to these bits.
- Transmit/receive FIFOs can be used for both data frames and remote frames.

25.1.1.6 IDFM Bit

Set the IDFM bit to specify the ID format.

When this bit is 00b, all mailboxes (including FIFO mailboxes) handle standard IDs only.

When this bit is 01b, all mailboxes (including FIFO mailboxes) handle extended IDs only.

When this bit is 10b, all mailboxes (including FIFO mailboxes) handle both standard IDs and extended IDs. Standard IDs or extended IDs are specified by setting the IDE bit in the corresponding mailbox in normal mailbox mode. In FIFO mailbox mode, the IDE bit in the corresponding mailbox is used for mailboxes [0] to [23], the IDE bit in registers CiFIDCR0 and CiFIDCR1 is used for the receive FIFO, and the IDE bit in mailbox [24] is used for the transmit FIFO.

Do not set 11b to the IDFM bit.

25.1.1.7 MLM Bit

Set the MLM bit to specify the operation when a new message is captured in an unread mailbox. Overwrite mode or overrun mode can be selected. All mailboxes (including the receive FIFO) are set to either overwrite mode or overrun mode.

When the MLM bit is 0, all mailboxes are set to overwrite mode and the new message overwrites the old message.

When this bit is 1, all mailboxes are set to overrun mode and the new message is discarded.

25.1.1.8 TPM Bit

Set the TPM bit to specify the priority of modes when transmitting messages.

ID priority transmit mode or mailbox number priority transmit mode can be selected.

All mailboxes are set to either ID priority transmission or mailbox number priority transmission.

When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as specified in the ISO 11898-1 standard. In ID priority transmit mode, mailboxes [0] to [31] (in normal mailbox mode), mailboxes [0] to [23] (in FIFO mailbox mode), and the transmit FIFO are compared with the IDs of mailboxes configured for transmission. If two or more mailbox IDs are the same, the mailbox with the smaller number has higher priority.

Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO is included in the transmission arbitration.

When the TPM bit is 1, mailbox number transmit mode is selected and the transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority than normal mailboxes (mailboxes [0] to [23]).

25.1.1.9 TSRC Bit

Set the TSRC bit to reset the time stamp counter.

When this bit is set to 1, the CiTSR register becomes 0000h (i = 0 to 2). It automatically becomes 0.

25.1.1.10 TSPS Bit

Set the TSPS bit to select the prescaler for the time stamp.

The reference clock for the time stamp can be selected among 1, 2, 4, and 8 bit times.



25.1.2 CANi Clock Select Register (CiCLKR) (i = 0 to 2)




Figure 25.3 Registers C0CLKR to C2CLKR

25.1.2.1 CCLKS Bit

When the CCLKS bit is set to 0, the peripheral bus clock generated with the PLL frequency synthesizer is used for the CAN clock source (fCAN).

When this bit is set to 1, the main clock input from the external XIN pin is used for fCAN instead of the PLL frequency synthesizer.

25.1.3 CANi Bit Configuration Register (CiBCR) (i = 0 to 2)




Figure 25.4 Registers C0BCR to C2BCR

Refer to 25.3 "CAN Communication Speed Configuration" for the bit timing configuration.

25.1.3.1 BRP Bit

The BRP bit sets the frequency of the CAN communication clock (fCANCLK). One fCANCLK cycle is measured as Time Quantum (Tq).

25.1.3.2 TSEG1 Bit

Set the TSEG1 bit to specify the total length of the propagation time segment (PROP_SEG) and phase buffer segment 1 (PHASE_SEG1) with the value of Tq.

A value from 4 to 16 Tq can be set.

25.1.3.3 TSEG2 Bit

Set the TSEG2 bit to specify the length of phase buffer segment TSEG2 (PHASE_SEG2) with the value of Tq.

A value from 2 to 8 Tq can be set.

Set the value smaller than that of the TSEG1 bit.

25.1.3.4 SJW Bit

Set the SJW bit to specify the resynchronization jump width with the value of Tq.

A value from 1 to 4 Tq can be set.

Set the value smaller than or equal to that of the TSEG2 bit.



25.1.4 CANi Mask Register k (CiMKRk) (i = 0 to 2; k = 0 to 7)




Figure 25.5 Registers C0MKR0 to C2MKR7

Refer to 25.5 "Acceptance Filtering and Masking Function" for the masking function in FIFO mailbox mode.

25.1.4.1 EID Bit

The EID bit is the filter mask bit corresponding to the CAN extended ID bit. This bit is used to receive extended ID messages.

When the EID bit is 0, the corresponding EID bit in a received message is not compared.

When this bit is 1, the corresponding EID bit in a received message is compared.

25.1.4.2 SID Bit

The SID bit is the filter mask bit corresponding to the CAN standard ID bit. This bit is used to receive both standard ID and extended ID messages.

When the SID bit is 0, the corresponding SID bit in a received message is not compared.

When this bit is 1, the corresponding SID bit in a received message is compared.

25.1.5 CANi FIFO Received ID Compare Register n (CiFIDCR0 and CiFIDCR1) (i = 0 to 2; n = 0, 1)




Figure 25.6 Registers C0FIDCR0 to C2FIDCR1

Registers CiFIDCR0 and CiFIDCR1 are enabled when the MBM bit in the CiCTLR register is set to 1 (FIFO mailbox mode). Bits EID, SID, RTR, and IDE in registers CiMB28 to CiMB31 are disabled. Refer to 25.5 "Acceptance Filtering and Masking Function" for details on using these registers.

25.1.5.1 EID Bit

The EID bit sets the extended ID of data frames and remote frames. This bit is used to receive extended ID messages.

25.1.5.2 SID Bit

The SID bit sets the standard ID of data frames and remote frames. This bit is used to receive both standard ID and extended ID messages.

25.1.5.3 RTR Bit

The RTR bit sets the specified frame format of data frames or remote frames.

This bit specifies the following operations:

- When both RTR bits in registers CiFIDCR0 and CiFIDCR1 are set to 0, only data frames can be received (i = 0 to 2).
- When both RTR bits in registers CiFIDCR0 and CiFIDCR1 are set to 1, only remote frames can be received.
- When the RTR bits in registers CiFIDCR0 and CiFIDCR1 are set with different values, both data frames and remote frames can be received.

25.1.5.4 IDE Bit

The IDE bit sets the ID format of standard ID or extended ID.

This bit is enabled when the IDFM bit in the CiCTLR register is 10b (mixed ID mode).

When the IDFM bit is 10b, the IDE bit specifies the following operations:

- When both IDE bits in registers CiFIDCR0 and CiFIDCR1 are set to 0, only standard ID frames can be received.
- When both IDE bits in registers CiFIDCR0 and CiFIDCR1 are set to 1, only extended ID frames can be received.
- When the IDE bits in registers CiFIDCR0 and CiFIDCR1 are set with different values, both standard ID and extended ID frames can be received.

25.1.6 CANi Mask Invalid Register (CiMKIVLR) (i = 0 to 2)




Figure 25.7 Registers C0MKIVLR to C2MKIVLR

Each bit corresponds to the mailbox with the same number. When each bit is 1, the acceptance mask for the mailbox corresponding to the bit number is disabled. In this case, a received message is stored in the mailbox only if its ID matches bits SID and EID in the CiMBj register (j = 0 to 31).

25.1.7 CANi Mailbox (CiMBj) (i = 0 to 2; j = 0 to 31)

Table 25.4 lists the CANi mailbox memory mapping, and Table 25.5 lists the CAN data frame structure. The reset value of the CANi mailbox is undefined.

Table 25.4 CANi Mailbox Memory Mapping (i = 0 to 2)

	Message Content		
CAN0	CAN1	CAN2	Memory mapping
47C00h + j × 16 + 0	47800h + j × 16 + 0	47400h + j × 16 + 0	EID7 to EID0
47C00h + j × 16 + 1	47800h + j × 16 + 1	47400h + j × 16 + 1	EID15 to EID8
47C00h + j × 16 + 2	47800h + j × 16 + 2	47400h + j × 16 + 2	SID5 to SID0, EID17, EID16
47C00h + j × 16 + 3	47800h + j × 16 + 3	47400h + j × 16 + 3	IDE, RTR, SID10 to SID6
47C00h + j × 16 + 4	47800h + j × 16 + 4	47400h + j × 16 + 4	_
47C00h + j × 16 + 5	47800h + j × 16 + 5	47400h + j × 16 + 5	Data length code (DLC)
47C00h + j × 16 + 6	47800h + j × 16 + 6	47400h + j × 16 + 6	Data byte 0
47C00h + j × 16 + 7	47800h + j × 16 + 7	47400h + j × 16 + 7	Data byte 1
:	:	:	:
:	:	:	:
:	:	:	:
47C00h + j × 16 + 13	47800h + j × 16 + 13	47400h + j × 16 + 13	Data byte 7
47C00h + j × 16 + 14	47800h + j × 16 + 14	47400h + j × 16 + 14	Time stamp lower byte
47C00h + j × 16 + 15	47800h + j × 16 + 15	47400h + j × 16 + 15	Time stamp upper byte

j: Mailbox number (j = 0 to 31)

Table 25.5 CAN Data Frame Structure

SID10 to	SID5 to	EID17 to	EID15 to	EID7 to	DLC3 to	DATA0	DATA1	DATA7	ĺ
SID6	SID0	EID16	EID8	EID0	DLC0	DATAU	DAIAI	 DAIAI	ĺ




Figure 25.8 Registers C0MBj to C2MBj

The previous value of each mailbox is retained unless a new message is received.

25.1.7.1 EID Bit

The EID bit sets the extended ID of data frames and remote frames. This bit is used to transmit or receive extended ID messages.

25.1.7.2 SID Bit

The SID bit sets the standard ID of data frames and remote frames. This bit is used to transmit or receive both standard ID and extended ID messages.

25.1.7.3 RTR Bit

The RTR bit sets the frame format of data frames or remote frames.

This bit specifies the following operations:

- The receive mailbox receives only frames with the format specified by the RTR bit.
- The transmit mailbox transmits according to the frame format specified by the RTR bit.
- The receive FIFO mailbox receives the data frame, remote frame, or both frames specified by the RTR bit in registers CiFIDCR0 and CiFIDCR1 (i = 0 to 2).
- The transmit FIFO mailbox transmits the data frame or remote frame specified by the RTR bit in the relevant transmitting message.

25.1.7.4 IDE Bit

The IDE bit sets the ID format of standard IDs or extended IDs.

This bit is enabled when the IDFM bit in the CiCTLR register is 10b (mixed ID mode).

When the IDFM bit is 10b, the IDE bit specifies the following operations:

- The receive mailbox receives only the ID format specified by the IDE bit.
- The transmit mailbox transmits according to the ID format specified by the IDE bit.
- The receive FIFO mailbox receives messages with the standard ID, extended ID, or both IDs specified by the IDE bit in registers CiFIDCR0 and CiFIDCR1.
- The transmit FIFO mailbox transmits messages with the standard ID or extended ID specified by the IDE bit in the relevant transmitting message.



25.1.7.5 DLC

The DLC sets the number of data bytes to be transmitted in a data frame. When data is requested using a remote frame, the number of data bytes to be requested is set.

When a data frame is received, the number of received data bytes is stored. When a remote frame is received, the number of requested data bytes is stored.

Table 25.6 lists the data length corresponding to the DLC.

Table 25.6 Data Length Corresponding to the DLC

DLC[3]	DLC[2]	DLC[1]	DLC[0]	Data Length
0	0	0	0	0 bytes
0	0	0	1	1 byte
0	0	1	0	2 bytes
0	0	1	1	3 bytes
0	1	0	0	4 bytes
0	1	0	1	5 bytes
0	1	1	0	6 bytes
0	1	1	1	7 bytes
1	X	Х	Χ	8 bytes

X: Any value

25.1.7.6 DATA0 to DATA7

DATA0 to DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.

25.1.7.7 TSL and TSH

TSL and TSH store the counter value of the time stamp when received messages are stored in the mailbox.

25.1.8 CANi Mailbox Interrupt Enable Register (CiMIER) (i = 0 to 2)




Figure 25.9 Registers COMIER to C2MIER


Interrupts can be individually enabled for each mailbox.

In normal mailbox mode (bits 0 to 31) and in FIFO mailbox mode (bits 0 to 23), each bit corresponds to the mailbox with the same number. These bits enable or disable transmission/reception complete interrupts for the corresponding mailboxes.

In FIFO mailbox mode, bits 24, 25, 28, and 29 specify whether transmit/receive FIFO interrupts are enabled/disabled and timing when interrupt requests are generated.

"Buffer warning" indicates a state in which the third unread message is stored in the receive FIFO.

25.1.9 CANi Message Control Register j (CiMCTLj) (i = 0 to 2; j = 0 to 31)



Notes:

- 1. Write to the CiMCTLj register in CAN operation mode or CAN halt mode.
- Do not use registers CiMCTL24 to CiMCTL31 in FIFO mailbox mode.
- 3. It can only be set to 0. Writing 1 to this bit has no effect
- When writing 0 to bits NEWDATA, SENTDATA, MSGLOST, TRMABT, RECREQ, and TRMREQ by a
- use the MOV instruction to ensure that only the specified bit is set to 0 and the other bits are set to 1.

 To enter one-shot receive mode, write 1 to the ONESHOT bit at the same time as setting the RECREQ bit to 1. To exit one-shot receive mode, write 0 to the ONESHOT bit after writing 0 to the RECREQ bit and confirming it has been set to 0.
 - To enter one-shot transmit mode, write 1 to the ONESHOT bit at the same time as setting the TRMREQ bit to 1. To exit one-shot transmit mode, write 0 to the ONESHOT bit after the message has been transmitted or aborted.
- Do not set both the RECREQ and TRMREQ bits to 1.
- 7. When setting the RECREQ bit to 0, set bits MSGLOST, NEWDATA, RECREQ to 0 simultaneously.

Figure 25.10 Registers C0MCTLj to C2MCTLj

25.1.9.1 NEWDATA Bit

The NEWDATA bit becomes 1 when a new message is being stored or has been stored to the mailbox. The timing for setting this bit to 1 is simultaneous with the INVALDATA bit.

The NEWDATA bit is set to 0 by writing 0 by a program.

It cannot be set to 0 by a program while the related INVALDATA bit is 1.

25.1.9.2 SENTDATA Bit

The SENTDATA bit becomes 1 when data transmission from the corresponding mailbox is completed. This bit is set to 0 by writing 0 by a program.

Set the TRMREQ bit to 0 before setting the SENTDATA bit to 0.

Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously.

To transmit a new message from the corresponding mailbox, set the SENTDATA bit to 0.

25.1.9.3 INVALDATA Bit

After a message has been received, the INVALDATA bit becomes 1 while the received message is being updated into the corresponding mailbox.

This bit becomes 0 immediately after the message has been stored. When the mailbox is read while this bit is 1, the data is undefined.

25.1.9.4 TRMACTIVE Bit

The TRMACTIVE bit becomes 1 when the corresponding mailbox of the CAN module begins transmitting a message.

This bit becomes 0 when the CAN module loses CAN bus arbitration, a CAN bus error occurs, or data transmission is completed.

25.1.9.5 MSGLOST Bit

While the NEWDATA bit is 1, the MSGLOST bit becomes 1 when the mailbox is overwritten or overrun by a newly received message. This bit becomes 1 at the end of the sixth bit of EOF.

This bit is set to 0 by writing 0 by a program.

In both overwrite and overrun modes, during five cycles of the peripheral bus clock following the sixth bit of EOF, the MSGLOST bit does not become 0 even if it is set to 0 by a program.

25.1.9.6 TRMABT Bit

The TRMABT bit becomes 1 in the following cases:

- Following a transmission abort request, the transmission abort is completed before starting transmission.
- Following a transmission abort request, the CAN module detects CAN bus arbitration lost or a CAN bus error.
- In one-shot transmission mode (the RECREQ bit is 0, the TRMREQ bit is 1, and the ONESHOT bit is 1), the CAN module detects CAN bus arbitration lost or a CAN bus error.

The TRMABT bit does not become 1 when data transmission is completed. In this case, the SENTDATA bit becomes 1.

The TRMABT bit can be set to 0 by a program.



25.1.9.7 ONESHOT Bit

The ONESHOT bit can be used in receive mode and transmit mode.

(1) One-shot Receive Mode

When the ONESHOT bit is set to 1 in receive mode (the RECREQ bit is 1 and the TRMREQ bit is 0), the mailbox receives a message only once. The mailbox does not behave as a receive mailbox after having received a message once. The behavior of bits NEWDATA and INVALDATA is the same as in normal reception mode. In one-shot receive mode, the MSGLOST bit does not become

To set the ONESHOT bit to 0, first write 0 to the RECREQ bit and ensure that it has been set to 0.

(2) One-shot Transmit Mode

When the ONESHOT bit is set to 1 in transmit mode (the RECREQ bit is 0 and the TRMREQ bit is 1), the CAN module transmits a message only once. The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration lost occurs. When the transmission is completed, the SENTDATA bit becomes 1. If the transmission cannot be completed due to a CAN bus error or CAN bus arbitration lost, the TRMABT bit becomes 1.

Set the ONESHOT bit to 0 after the SENTDATA or TRMABT bit is set to 1.

25.1.9.8 RECREQ Bit

Set the RECREQ bit to select one of the receive modes shown in Table 25.11.

When the RECREQ bit is set to 1, the corresponding mailbox is configured to receive a data frame or a remote frame.

When this bit is set to 0, the corresponding mailbox is not configured for reception of a data frame or a remote frame.

Due to hardware protection, the RECREQ bit cannot be set to 0 by a program during the following period: Hardware protection is started

• from the acceptance filter procedure (the beginning of the CRC field)

Hardware protection is released

- for the mailbox that is specified to receive the incoming message, after the received data is stored into the mailbox or a CAN bus error occurs (i.e. a maximum period of hardware protection is from the beginning of the CRC field to the end of the seventh bit of EOF)
- for the other mailboxes, after the acceptance filter procedure
- if no mailbox is specified to receive the message, after the acceptance filter procedure

When setting the RECREQ bit to 1, do not set 1 to the TRMREQ bit.

To change the configuration of a mailbox from transmit to receive, first abort the transmission and then set bits SENTDATA and TRMABT to 0 before changing to receive.

25.1.9.9 TRMREQ Bit

The TRMREQ bit selects transmit modes shown in Table 25.11.

When this bit is set to 1, the corresponding mailbox is configured to transmit a data frame or a remote frame.

When this bit is set to 0, the corresponding mailbox is not configured to transmit a data frame or a remote frame.

If the TRMREQ bit is changed from 1 to 0 to cancel the corresponding transmission request, either the TRMABT or SENTDATA bit is set to 1.

When setting the TRMREQ bit to 1, do not set the RECREQ bit to 1.

To change the configuration of a mailbox from receive to transmit, first abort the reception and then set bits NEWDATA and MSGLOST to 0 before changing to transmit.



25.1.10 CANi Receive FIFO Control Register (CiRFCR) (i = 0 to 2)




Figure 25.11 Registers C0RFCR to C2RFCR

25.1.10.1 RFE Bit

When the RFE bit is set to 1, the receive FIFO is enabled.

When this bit is set to 0, the receive FIFO is disabled for reception and becomes empty (the RFEST bit is 1).

Do not set this bit to 1 in normal mailbox mode (the MBM bit in the CiCTLR register is 0 (i = 0 to 2)).

Due to hardware protection, the RFE bit cannot be set to 0 by a program during the following period: Hardware protection is started

• from the acceptance filter procedure (the beginning of the CRC field)

Hardware protection is released

- if the receive FIFO is specified to receive the incoming message, after the received data is stored into the receive FIFO or a CAN bus error occurs (i.e. a maximum period of hardware protection is from the beginning of the CRC field to the end of the seventh bit of EOF).
- if the receive FIFO is not specified to receive the message, after the acceptance filter procedure.

25.1.10.2 RFUST Bit

The RFUST bit indicates the number of unread messages in the receive FIFO.

The value of this bit is initialized to 000b when the RFE bit is set to 0.

25.1.10.3 RFMLF Bit

The RFMLF bit becomes 1 (receive FIFO message lost has occurred) when the receive FIFO receives a new message and the receive FIFO is full. This bit becomes 1 at the end of the sixth bit of EOF. The RFMLF bit is set to 0 by writing 0 by a program.

In both overwrite and overrun modes, this bit cannot be set to 0 (no receive FIFO message lost has occurred) by a program due to hardware protection during the five cycles of the peripheral bus clock following the sixth bit of EOF, when the receive FIFO is full and determined to receive the message.

25.1.10.4 RFFST Bit

The RFFST bit becomes 1 (receive FIFO is full) when there are four unread messages in the receive FIFO. This bit becomes 0 (receive FIFO is not full) when there are less than four unread messages in the receive FIFO. This bit becomes 0 when the RFE bit is 0.

25.1.10.5 RFWST Bit

The RFWST bit becomes 1 (receive FIFO is buffer warning) when there are three unread messages in the receive FIFO. This bit becomes 0 (receive FIFO is not buffer warning) when there are less than three or equal to four unread messages in the receive FIFO. This bit becomes 0 when the RFE bit is 0.

25.1.10.6 RFEST Bit

The RFEST bit becomes 1 (no unread message in receive FIFO) when there are no unread messages in the receive FIFO. This bit becomes 1 when the RFE bit is set to 0. The RFEST bit becomes 0 (unread message in receive FIFO) when there is one or more unread messages in the receive FIFO.

Figure 25.12 shows receive FIFO mailbox operation.






Figure 25.12 Receive FIFO Mailbox Operation (Bits 29 and 28 in CiMIER Register are 01b and 11b) (i = 0 to 2)

25.1.11 CANI Receive FIFO Pointer Control Register (CiRFPCR) (i = 0 to 2)




Figure 25.13 Registers C0RFPCR to C2RFPCR

When there are messages in the receive FIFO, write FFh to the CiRFPCR register by a program to increment the CPU-side pointer for the receive FIFO to the next mailbox location.

Do not write to the CiRFPCR register when the RFE bit in the CiRFCR register is 0 (receive FIFO disabled).

Both the CAN-side pointer and the CPU-side pointer increment when a new message is received and the RFFST bit is 1 (receive FIFO is full) in overwrite mode. When the RFMLF bit is 1 in this condition, the CPU-side pointer does not increment by writing to the CiRFPCR register by a program.

25.1.12 CANi Transmit FIFO Control Register (CiTFCR) (i = 0 to 2)




Figure 25.14 Registers C0TFCR to C2TFCR

25.1.12.1 TFE Bit

When the TFE bit is set to 1, the transmit FIFO is enabled.

When this bit is set to 0, the transmit FIFO becomes empty (TFEST bit is 1) and then unsent messages from the transmit FIFO are lost as described below:

- If a message from the transmit FIFO is not scheduled for the next transmission or during transmission.
- Following the completion of a transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission.

Before setting the TFE bit to 1 again, ensure that the TFEST bit is 1.

After setting the TFE bit to 1, write transmit data to the CiMB24 register.

Do not set this bit to 1 in normal mailbox mode (MBM bit in the CiCTLR register is 0).

25.1.12.2 TFUST Bit

The TFUST bit indicates the number of unsent messages in the transmit FIFO.

After the TFE bit is set to 0, the value of the TFUST bit is initialized to 000b when transmission abort or transmission is completed.

25.1.12.3 TFFST Bit

The TFFST bit becomes 1 (transmit FIFO is full) when there are four unsent messages in the transmit FIFO. This bit becomes 0 (transmit FIFO is not full) when there are less than four unsent messages in the transmit FIFO. This bit becomes 0 when a transmission from the transmit FIFO has been aborted.

25.1.12.4 TFEST Bit

The TFEST bit becomes 1 (no unsent message in transmit FIFO) when there are no unsent messages in the transmit FIFO. This bit becomes 1 when transmission from the transmit FIFO has been aborted. The TFEST bit becomes 0 (unsent message in transmit FIFO) when there is at least one unsent messages in the transmit FIFO.

Figure 25.15 shows transmit FIFO mailbox operation.




Figure 25.15 Transmit FIFO Mailbox Operation (Bits 25 and 24 in CiMIER Register are 01b and 11b) (i = 0 to 2)

25.1.13 CANi Transmit FIFO Pointer Control Register (CiTFPCR) (i = 0 to 2)




Figure 25.16 Registers C0TFPCR to C2TFPCR

When the transmit FIFO is not full, write FFh to the CiTFPCR register by a program to increment the CPU-side pointer for the transmit FIFO to the next mailbox location.

Do not write to the CiTFPCR register when the TFE bit in the CiTFCR register is 0 (transmit FIFO disabled).

25.1.14 CANi Status Register (CiSTR) (i = 0 to 2)




Figure 25.17 Registers C0STR to C2STR

25.1.14.1 RSTST Bit

The RSTST bit becomes 1 when the CAN module enters CAN reset mode.

This bit is 0 when the CAN module is not in CAN reset mode.

Even when the state is changed from CAN reset mode to CAN sleep mode, the RSTST bit remains 1.

25.1.14.2 HLTST Bit

The HLTST bit becomes 1 when the CAN module enters CAN halt mode.

This bit is 0 when the CAN module is not in CAN halt mode.

Even when the state is changed from CAN halt mode to CAN sleep mode, the HLTST bit remains 1.

25.1.14.3 SLPST Bit

The SLPST bit becomes 1 when the CAN module enters CAN sleep mode.

This bit is 0 when the CAN module is not in CAN sleep mode.

25.1.14.4 EPST Bit

The EPST bit becomes 1 when the value of the CiTECR or CiRECR register exceeds 127 and the CAN module enters the error-passive state ($128 \le \text{TEC} < 256$ or $128 \le \text{REC} < 256$) (i = 0 to 2). This bit is 0 when the CAN module is not in the error-passive state.

TEC indicates the value of the transmit error counter (CiTECR register) and REC indicates the value of the receive error counter (CiRECR register).

25.1.14.5 BOST Bit

The BOST bit becomes 1 when the value of the CiTECR register exceeds 255 and the CAN module enters the bus-off state (TEC \geq 256). This bit is 0 when the CAN module is not in the bus-off state.

25.1.14.6 TRMST Bit

The TRMST bit becomes 1 when the CAN module performs as a transmitter node or enters the bus-off state.

This bit becomes 0 when the CAN module performs as a receiver node or enters the bus-idle state.

25.1.14.7 RECST Bit

The RECST bit becomes 1 when the CAN module performs as a receiver node.

This bit becomes 0 when the CAN module performs as a transmitter node or enters the bus-idle state.

25.1.14.8 NDST Bit

The NDST bit becomes 1 when at least one NEWDATA bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register (j = 0 to 31).

The NDST bit becomes 0 when all NEWDATA bits are 0.



25.1.14.9 SDST Bit

The SDST bit becomes 1 when at least one SENTDATA bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register (i = 0 to 2; j = 0 to 31).

The SDST bit becomes 0 when all SENTDATA bits are 0.

25.1.14.10 RFST Bit

The RFST bit is 1 when there are messages in the receive FIFO.

This bit is 0 when the receive FIFO is empty.

This bit becomes 0 when normal mailbox mode is selected.

25.1.14.11 TFST Bit

The TFST bit is 1 when the transmit FIFO is not full.

This bit is 0 when the transmit FIFO is full.

This bit becomes 0 when normal mailbox mode is selected.

25.1.14.12 NMLST Bit

The NMLST bit becomes 1 when at least one MSGLOST bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register.

The NMLST bit becomes 0 when all MSGLOST bits are 0.

25.1.14.13 FMLST Bit

The FMLST bit becomes 1 when the RFMLF bit in the CiRFCR register is 1 regardless of the value of the CiMIER register.

The FMLST bit becomes 0 when the RFMLF bit is 0.

25.1.14.14 TABST Bit

The TABST bit becomes 1 when at least one TRMABT bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register.

The TABST bit becomes 0 when all TRMABT bits are 0.

25.1.14.15 EST Bit

The EST bit becomes 1 when at least one error is detected by the CiEIFR register regardless of the value of the CiEIER register.

This bit becomes 0 when no error is detected by the CiEIFR register.



25.1.15 CANi Mailbox Search Mode Register (CiMSMR) (i = 0 to 2)




Figure 25.18 Registers C0MSMR to C2MSMR

25.1.15.1 MBSM Bit

Set the MBSM bit to select the search mode for the mailbox search function.

When this bit is 00b, receive mailbox search mode is selected. In this mode, the search targets are the NEWDATA bit in the CiMCTLj register for the normal mailbox and the RFEST bit in the CiRFCR register (j = 0 to 31).

When the MBSM bit is 01b, transmit mailbox search mode is selected. In this mode, the search target is the SENTDATA bit in the CiMCTLj register.

When the MBSM bit is 10b, message lost search mode is selected. In this mode, the search targets are the MSGLOST bit in the CiMCTLj register for the normal mailbox and the RFMLF bit in the CiRFCR register.

When the MBSM bit is 11b, channel search mode is selected. In this mode, the search target is the CiCSSR register.

Refer to 25.1.17 "CANi Channel Search Support Register (CiCSSR) (i = 0 to 2)".

25.1.16 CANi Mailbox Search Status Register (CiMSSR) (i = 0 to 2)




Figure 25.19 Registers C0MSSR to C2MSSR

25.1.16.1 MBNST Bit

The MBNST bit shows the smallest mailbox number that is searched in each mode of the CiMSMR register (i = 0 to 2).

The result searched in receive mailbox, transmit mailbox, and message lost search modes is updated when:

- The NEWDATA, SENTDATA, or MSGLOST bit for the shown mailbox is set to 0.
- The NEWDATA, SENTDATA, or MSGLOST bit for a higher-priority mailbox is set to 1.

In receive mailbox search and message lost search modes, the receive FIFO (mailbox [28]) is shown when there are messages in the receive FIFO, and there are no unread received messages or lost messages in any of the normal mailboxes (mailboxes [0] to [23]).

In transmit mailbox search mode, the transmit FIFO (mailbox [24]) is not shown.

Table 25.7 lists the operation of MBNST bit in FIFO mailbox mode.

Table 25.7 Operation of MBNST Bit in FIFO Mailbox Mode

MBSM Bit	Mailbox [24]	Mailbox [28]
	(Transmit FIFO)	(Receive FIFO)
	"24" is not shown	"28" is shown when no NEWDATA bit for the normal
00b		mailbox is set to 1 and there are messages in the receive
		FIFO
01b		"28" is not shown
		"28" is shown when no MSGLOST bit for the normal
10b		mailbox is set to 1 and the RFMLF bit is set to 1 in the
		receive FIFO
11b		"28" is not shown

In channel search mode, the MBNST bit shows the corresponding channel number. After the CiMSSR register is read by a program, the next target channel number is shown.

25.1.16.2 SEST Bit

The SEST bit becomes 1 when no corresponding mailbox is found after searching all mailboxes. For example, in transmit mailbox search mode, the SEST bit becomes 1 when no SENTDATA bit for mailboxes is 1. The SEST bit becomes 0 when at lease one SENTDATA bit is 1.

25.1.17 CANi Channel Search Support Register (CiCSSR) (i = 0 to 2)




Figure 25.20 Registers C0CSSR to C2CSSR

The bits in the CiCSSR register, which are set to 1, are encoded by an 8-to-3 priority encoder (the lower bit position, the higher priority) and shown on the MBNST bits in the CiMSSR register.

The value of the CiMSSR register is updated whenever the CiMSSR register is read.

Figure 25.21 shows the write and read of registers CiCSSR and CiMSSR.




Figure 25.21 Write and Read of Registers CiCSSR and CiMSSR (i = 0 to 2)

The value of the CiCSSR register is also updated whenever the CiMSSR register is read. When the CiCSSR register is read, the value before the 8-to-3 priority encoder conversion is read.

25.1.18 CANi Acceptance Filter Support Register (CiAFSR) (i = 0 to 2)




Figure 25.22 Registers C0AFSR to C2AFSR

The acceptance filter support unit (ASU) can be used for data table (8 bits \times 256) search. In the data table, all standard IDs created by the user are set to be enabled/disabled in bit units. When the CiAFSR register is written with 16-bit unit data including the SID bit in the CiMBj register, in which a received ID is stored, a decoded row (byte offset) position and column (bit) position for data table search can be read (j = 0 to 31). The ASU can be used for standard (11-bit) IDs only.

The ASU is enabled in the following cases:

- When the ID to receive cannot be masked by the acceptance filter. Example: IDs to receive: 078h, 087h, 111h
- When there are too many IDs to receive and software filtering time is expected to be shortened. Figure 25.23 shows the write and read of CiAFSR register.




Figure 25.23 Write and Read of CiAFSR Register (i = 0 to 2; j = 0 to 31)

25.1.19 CANi Error Interrupt Enable Register (CiEIER) (i = 0 to 2)




Figure 25.24 Registers C0EIER to C2EIER

The CiEIER register is used to set the error interrupt enabled/disabled individually for each error interrupt source in the CiEIFR register.

25.1.19.1 BEIE Bit

When the BEIE bit is 0, no error interrupt request is generated even if the BEIF bit in the CiEIFR register is set to 1 (i = 0 to 2).

When the BEIE bit is 1, an error interrupt request is generated if the BEIF bit is set to 1.

25.1.19.2 EWIE Bit

When the EWIE bit is 0, no error interrupt request is generated even if the EWIF bit in the CiEIFR register is set to 1.

When the EWIE bit is 1, an error interrupt request is generated if the EWIF bit is set to 1.

25.1.19.3 EPIE Bit

When the EPIE bit is 0, no error interrupt request is generated even if the EPIF bit in the CiEIFR register is set to 1.

When the EPIE bit is 1, an error interrupt request is generated if the EPIF bit is set to 1.

25.1.19.4 BOEIE Bit

When the BOEIE bit is 0, no error interrupt request is generated even if the BOEIF bit in the CiEIFR register is set to 1.

When the BOEIE bit is 1, an error interrupt request is generated if the BOEIF bit is set to 1.

25.1.19.5 BORIE Bit

When the BORIE bit is 0, an error interrupt request is not generated even if the BORIF bit in the CiEIFR register is set to 1.

When the BORIE bit is 1, an error interrupt request is generated if the BORIF bit is set to 1.

25.1.19.6 ORIE Bit

When the ORIE bit is 0, no error interrupt request is generated even if the ORIF bit in the CiEIFR register is set to 1.

When the ORIE bit is 1, an error interrupt request is generated if the ORIF bit is set to 1.

25.1.19.7 OLIE Bit

When the OLIE bit is 0, no error interrupt request is generated even if the OLIF bit in the CiEIFR register is set to 1.

When the OLIE bit is 1, an error interrupt request is generated if the OLIF bit is set to 1.

25.1.19.8 BLIE Bit

When the BLIE bit is 0, no error interrupt request is generated even if the BLIF bit in the CiEIFR register is set to 1.

When the BLIE bit is 1, an error interrupt request is generated if the BLIF bit is set to 1.



25.1.20 CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 2)




Figure 25.25 Registers C0EIFR to C2EIFR

If an event corresponding to each bit occurs, the corresponding bit in the CiEIFR register is set to 1 regardless of the setting of the CiEIER register.

To set each bit to 0, write 0 by a program. If the set timing occurs simultaneously with the clear timing by the program, the bit becomes 1.

25.1.20.1 BEIF Bit

The BEIF bit becomes 1 when a bus error is detected.

25.1.20.2 EWIF Bit

The EWIF bit becomes 1 when the value of the receive error counter (REC) or transmit error counter (TEC) exceeds 95.

This bit becomes 1 only when the REC or TEC initially exceeds 95. Thus, if 0 is written to the EWIF bit by a program while the REC or TEC remains greater than 95, this bit does not become 1 until the REC and the TEC go below 95 and then exceed 95 again.

25.1.20.3 EPIF Bit

The EPIF bit becomes 1 when the CAN error state enters the error-passive state (the REC or TEC value exceeds 127).

This bit becomes 1 only when the REC or TEC initially exceeds 127. Thus, if 0 is written to the EPIF bit by a program while the REC or TEC remains greater than 127, this bit does not become 1 until the REC and the TEC go below 127 and then exceed 127 again.

25.1.20.4 BOEIF Bit

The BOEIF bit becomes 1 when the CAN error state enters the bus-off state (the TEC value exceeds 255).

This bit also becomes 1 when the BOM bit in the CiCTLR register is 01b (entry to CAN halt mode automatically at bus-off entry) and the CAN module enters the bus-off state (i = 0 to 2).

25.1.20.5 BORIF Bit

The BORIF bit becomes 1 when the CAN module recovers from the bus-off state normally by detecting 11 consecutive bits 128 times in the following conditions:

- (1) When the BOM bit in the CiCTLR register is 00b
- (2) When the BOM bit is 10b
- (3) When the BOM bit is 11b

The BORIF bit does not become 1 if the CAN module recovers from the bus-off state in the following conditions:

- (1) When the CANM bit in the CiCTLR register is set to 01b (CAN reset mode)
- (2) When the RBOC bit in the CiCTLR register is set to 1 (forced recovery from bus-off)
- (3) When the BOM bit is 01b
- (4) When the BOM bit is 11b and the CANM bit is set to 10b (CAN halt mode) before normal recovery occurs

Table 25.8 lists the operation of bits BOEIF and BORIF according to BOM bit setting value.

Table 25.8 Operation of Bits BOEIF and BORIF According to BOM Bit Setting Value

BOM Bit	BOEIF Bit	BORIF Bit
00b	Becomes 1 when entering the	Becomes 1 when recovering from the bus-off state
01b	bus-off state	Does not become 1
10b		Becomes 1 when recovering from the bus-off state
11b		Becomes 1 if normal bus-off recovery occurs before the
		CANM bit is set to 10b (CAN halt mode)

25.1.20.6 ORIF Bit

The ORIF bit becomes 1 when a receive overrun occurs.

This bit does not become 1 in overwrite mode. In overwrite mode, a reception complete interrupt request is generated if an overwrite condition occurs, thus this bit does not become 1.

In normal mailbox mode, if an overrun occurs in any mailbox from [0] to [31] in overrun mode, this bit is set to 1.

In FIFO mailbox mode, if an overrun occurs in any mailbox from [0] to [23] or the receive FIFO in overrun mode, this bit becomes 1.



25.1.20.7 OLIF Bit

The OLIF bit becomes 1 if the transmitting condition of an overload frame is detected when the CAN module performs transmission or reception.

25.1.20.8 BLIF Bit

The BLIF bit becomes 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF bit becomes 1, bus lock can be detected again after either of the following conditions is satisfied:

- After this bit is set to 0 from 1, recessive bits are detected (bus lock is resolved).
- After this bit is set to 0 from 1, the CAN module enters CAN reset mode and then enters CAN operation mode again (internal reset).



25.1.21 CANi Receive Error Count Register (CiRECR) (i = 0 to 2)




Figure 25.26 Registers C0RECR to C2RECR

The CiRECR register indicates the value of the receive error counter.

Refer to the CAN Specification (ISO 11898-1) for the increment/decrement conditions of the receive error counter.

25.1.22 CANi Transmit Error Count Register (CiTECR) (i = 0 to 2)





Figure 25.27 Registers C0TECR to C2TECR

The CiTECR register indicates the value of the TEC error counter.

Refer to the CAN Specification (ISO 11898-1) for the increment/decrement conditions of the transmit error counter.

25.1.23 CANi Error Code Store Register (CiECSR) (i = 0 to 2)



Notes:

- 1. Writing 1 to this bit has no effect.
- 2. When writing 0 to bits SEF, FEF, AEF, CEF, BE1F, BE0F, and ADEF by a program, use the MOV instruction to ensure that only the specified bit is set to 0 and the other bits are set to 1.
- 3. Write to the EDPM bit in CAN reset mode or CAN halt mode.
- 4. If more than one error condition is detected simultaneously, all corresponding bits are set to 1.

Figure 25.28 Registers C0ECSR to C2ECSR

The CiECSR register can be used to monitor whether an error has occurred on the CAN bus. Refer to the CAN Specification (ISO 11898-1) to check the generation conditions of each error.

To set each bit except the EDPM bit to 0, write 0 by a program. If the timing at which each bit is set to 1 and the timing at which is written by a program are the same, the relevant bit is set to 1.

25.1.23.1 SEF Bit

The SEF bit becomes 1 when a stuff error is detected.

25.1.23.2 FEF Bit

The FEF bit becomes 1 when a form error is detected.

25.1.23.3 AEF Bit

The AEF bit becomes 1 when an ACK error is detected.

25.1.23.4 CEF Bit

The CEF bit becomes 1 when a CRC error is detected.

25.1.23.5 BE1F Bit

The BE1F bit becomes 1 when a recessive bit error is detected.

25.1.23.6 BE0F Bit

The BE0F bit becomes 1 when a dominant bit error is detected.

25.1.23.7 ADEF Bit

The ADEF bit becomes 1 when a form error is detected with the ACK delimiter during transmission.

25.1.23.8 EDPM Bit

The EDPM bit selects the output mode of the CiECSR register (i = 0 to 2).

When this bit is set to 0, the CiECSR register outputs the first error code.

When this bit is set to 1, the CiECSR register outputs the accumulated error code.

25.1.24 CANi Time Stamp Register (CiTSR) (i = 0 to 2)




Figure 25.29 Registers C0TSR to C2TSR

When the CiTSR register is read, the value of the time stamp counter (16-bit free-running counter) at that moment is read.

The value of the time stamp counter reference clock is a multiple of 1 bit time, as configured by the TSPS bit in the CiCTLR register.

The time stamp counter stops in CAN sleep mode and CAN halt mode, and is initialized in CAN reset mode.

The time stamp counter value is stored to TSL and TSH in the CiMBj register when a received message is stored in a receive mailbox (j = 0 to 31).

25.1.25 CANi Test Control Register (CiTCR) (i = 0 to 2)




Figure 25.30 Registers C0TCR to C2TCR

25.1.25.1 TSTE Bit

When the TSTE bit is set to 0, CAN test mode is disabled.

When this bit is set to 1, CAN test mode is enabled.

25.1.25.2 TSTM Bit

The TSTM bit selects the CAN test mode.

The details of each CAN test mode are described from the next page.

25.1.25.3 Listen Only Mode

The ISO 11898-1 recommends an optional bus monitoring mode. In listen only mode, the CAN node is able to receive valid data frames and valid remote frames. It sends only recessive bits on the CAN bus and the protocol controller is not required to send the ACK bit, overload flag, or active error flag. Listen only mode can be used for baud rate detection.

Do not request transmission from any mailboxes in this mode.

Figure 25.31 shows the connection when listen only mode is selected.




Figure 25.31 Connection when Listen Only Mode is Selected (i = 0 to 2)

25.1.25.4 Self Test Mode 0 (External Loop Back)

Self test mode 0 is provided for CAN transceiver tests.

In this mode, the protocol controller treats its own transmitted messages as messages received via the CAN transceiver and stores them into a receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

Connect the CANiOUT/CANiIN pins to the transceiver (i = 0 to 2).

Figure 25.32 shows the connection when self test mode 0 is selected.




Figure 25.32 Connection when Self Test Mode 0 is Selected (i = 0 to 2)

25.1.25.5 Self Test Mode 1 (Internal Loop Back)

Self test mode 1 is provided for self test functions.

In this mode, the protocol controller treats its transmitted messages as received messages and stores them into a receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

In self test mode 1, the protocol controller performs an internal feedback from the internal CANiOUT pin to the internal CANiIN pin (i = 0 to 2). The input value of the external CANiIN pin is ignored. The external CANiOUT pin outputs only recessive bits. The CANiOUT/CANiIN pins do not need to be connected to the CAN bus or any external device.

Figure 25.33 shows the connection when self test mode 1 is selected.




Figure 25.33 Connection when Self Test Mode 1 is Selected (i = 0 to 2)

25.2 Operating Modes

The CAN module has the following four operating modes:

- CAN reset mode
- CAN halt mode
- · CAN operation mode
- CAN sleep mode

Figure 25.34 shows the transition between CAN operating modes.




Figure 25.34 Transition between CAN Operating Modes (i = 0 to 2)

25.2.1 CAN Reset Mode

CAN reset mode is provided for CAN communication configuration.

When the CANM bit in the CiCTLR register is set to 01b, the CAN module enters CAN reset (i = 0 to 2). Then the RSTST bit in the CiSTR register becomes 1. Do not change the CANM bit until the RSTST bit becomes 1.

Configure the CiBCR register before exiting CAN reset mode and entering any other mode.

The following registers are initialized to their reset values after entering CAN reset mode and their initialized values are retained during CAN reset mode:

- CiMCTLj register (j = 0 to 31)
- CiSTR register (except bits SLPST and TFST)
- CiEIFR register
- CiRECR register
- CiTECR register
- CiTSR register
- CiMSSR register
- CiMSMR register
- CiRFCR register
- CiTFCR register
- CiTCR register
- CiECSR register (except EDPM bit)

The previous values of the following registers are retained after entering CAN reset mode:

- CiCLKR register
- CiCTLR register
- CiSTR register (bits SLPST and TFST)
- CiMIER register
- CiEIER register
- CiBCR register
- CiCSSR register
- CiECSR register (EDPM bit only)
- · CiMBj register
- Registers CiMKR0 to CiMKR7
- Registers CiFIDCR0 and CiFIDCR1
- CiMKIVLR register
- CiAFSR register
- CiRFPCR register
- CiTFPCR register

25.2.2 CAN Halt Mode

CAN halt mode is used for mailbox configuration and test mode setting.

When the CANM bit in the CiCTLR register is set to 10b, CAN halt mode is selected (i = 0 to 2). Then the HLTST bit in the CiSTR register becomes 1. Do not change the CANM bit until the HLTST bit becomes 1.

Refer to Table 25.9 "Operation in CAN Reset Mode and CAN Halt Mode" regarding the state transition conditions when transmitting or receiving.

All registers except bits RSTST, HLTST, and SLPST in the CiSTR register remain unchanged when the CAN module enters CAN halt mode.

Do not change registers CiCLKR, CiCTLR (except bits CANM and SLPM), and CiEIER in CAN halt mode. The CiBCR register can be changed in CAN halt mode only when listen only mode is selected to use with automatic bit rate detection.

Table 25.9 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-off
CAN reset	CAN module enters CAN reset	CAN module enters CAN reset	CAN module enters CAN reset
mode	mode without waiting for the end	mode after waiting for the end of	mode without waiting for the end
	of message reception	message transmission (1, 4)	of bus-off recovery
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of	CAN module enters CAN halt mode after waiting for the end of	- When the BOM bit is 00b A halt request from a program
	message reception (2, 3)	message transmission (1, 2, 4)	will be acknowledged only after bus-off recovery
			- When the BOM bit is 01b
			CAN module automatically
			enters CAN halt mode without waiting for the end of bus-off
			recovery (regardless of a halt
			request from a program) - When the BOM bit is 10b
			CAN module automatically
			enters CAN halt mode after
			waiting for the end of bus-off
			recovery (regardless of a halt request from a program)
			- When the BOM bit is 11b
			CAN module enters CAN halt
			mode (without waiting for the
			end of bus-off recovery) if a halt is requested by a program
			during bus-off

BOM bit: Bit in the CiCTLR register (i = 0 to 2) Notes:

- If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. When CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
- 2. If the CAN bus is locked in dominant state, the program can detect this state by monitoring the BLIF bit in the CiEIFR register. The CAN module does not enter CAN Halt mode while the CAN bus is locked in dominant state. Enter CAN reset mode instead.
- If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN mode transits
 to CAN halt mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is
 locked in dominant state.
- 4. If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN module enters the requested operating mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.

25.2.3 CAN Sleep Mode

CAN sleep mode is used for reducing current consumption by stopping the clock supply to the CAN module. After a MCU reset, the CAN module starts from CAN sleep mode.

When the SLPM bit in the CiCTLR register is set to 1, the CAN module enters CAN sleep mode (i = 0 to 2). Then the SLPST bit in the CiSTR register becomes 1. Do not change the value of the SLPM bit until the SLPST bit becomes 1. Other registers remain unchanged when the MCU enters CAN sleep mode.

Write to the SLPM bit in CAN reset mode and CAN halt mode. Only the SLPM bit can be changed during CAN sleep mode. Do not change other bits or registers than the CiCTLR register. Read operations are still allowed.

When the SLPM bit is set to 0, the CAN module is released from CAN sleep mode. When the CAN module exits CAN sleep mode, the other registers remain unchanged.



25.2.4 CAN Operation Mode (Excluding Bus-off State)

CAN operation mode is used for CAN communication.

When the CANM bit in the CiCTLR register is set to 00b, the CAN module enters CAN operation mode (i = 0 to 2).

Then bits RSTST and HLTST in the CiSTR register become 0. Do not change the value of the CANM bit until these bits become 0.

When 11 consecutive recessive bits are detected after entering CAN operation mode, the CAN module is in the following states:

- The CAN module becomes an active node on the network that enables transmission and reception of CAN messages.
- Error monitoring of the CAN bus, such as receive and transmit error counters, is performed.

During CAN operation mode, the CAN module may be in one of the following three submodes, depending on the status of the CAN bus:

- Idle mode: Transmission or reception is not being performed.
- Receive mode: A CAN message sent by another node is being received.
- Transmit mode: A CAN message is being transmitted. The CAN module may receive its own message simultaneously when self test mode 0 (TSTM bits in the CiTCR register are 10b) or self test mode 1 (TSTM bits are 11b) is selected.

Figure 25.35 shows the submode in CAN operation mode.




Figure 25.35 Submode in CAN Operation Mode (i = 0 to 2)

25.2.5 CAN Operation Mode (Bus-off State)

The CAN module enters the bus-off state according to the increment/decrement rules for the transmit/ error counters in the CAN Specifications.

The following cases apply when recovering from the bus-off state. When the CAN module is in the bus-off state, the values of the associated registers, except registers CiSTR, CiEIFR, CiRECR, CiTECR, and CiTSR, remain unchanged (i = 0 to 2).

- (1) When the BOM bit in the CiCTLR register is 00b (normal mode)
 - The CAN module enters the error-active state after it has completed the recovery from the bus-off state and CAN communication is enabled. The BORIF bit in the CiEIFR register becomes 1 (bus-off recovery detected) at this time.
- (2) When the RBOC bit in the CiCTLR register is set to 1 (forced recovery from bus-off)

 The CAN module enters the error-active state when it is in the bus-off state and the RBOC bit is set to 1. CAN communication is enabled again after 11 consecutive recessive bits are detected. The BORIF bit does not become 1 at this time.
- (3) When the BOM bit is 01b (entry to CAN halt mode automatically at bus-off entry)

 The CAN module enters CAN halt mode when it reaches the bus-off state. The BORIF bit does not become 1 at this time.
- (4) When the BOM bit is 10b (entry to CAN halt mode automatically at bus-off end)

 The CAN module enters CAN halt mode when it has completed the recovery from bus-off. The BORIF bit becomes 1 at this time.
- (5) When the BOM bit is 11b (entry to CAN halt mode by a program) and the CANM bit in the CiCTLR register is set to 10b (CAN halt mode) during the bus-off state

The CAN module enters CAN halt mode when it is in the bus-off state and the CANM bit is set to 10b (CAN halt mode). The BORIF bit does not become 1 at this time.

If the CANM bit is not set to 10b during bus-off, the same behavior as (1) applies.

25.3 CAN Communication Speed Configuration

The following description explains about the CAN communication speed configuration.

25.3.1 CAN Clock Configuration

This group has a CAN clock selector.

The CAN clock can be configured by setting the CCLKS bit in the CiCLKR register and the BRP bit in the CiBCR register (i = 0 to 2).

Figure 25.36 shows the block diagram of CAN clock generator.




Figure 25.36 Block Diagram of the CAN Clock Generator (i = 0 to 2)

25.3.2 Bit Timing Configuration

The bit time is a single bit time for transmitting/receiving a message and consists of the three segments in the figure below.

Figure 25.37 shows the bit timing.




Figure 25.37 Bit Timing

25.3.3 Bit rate

The bit rate depends on the CAN clock (fCAN), the divisor of the baud rate prescaler, and the number of Tq of 1 bit time.

$$Bit rate[bps] = \frac{fCAN}{Baud rate prescaler division value} = \frac{fCANCLK}{Number of Tq of 1 bit time} = \frac{fCANCLK}{Number of Tq of 1 bit time}$$

Note:

Divisor of the baud rate prescaler = P + 1 (P = 0 to 1023)P: Setting value of the BRP bit in the CiBCR register (i = 0 to 2)

Table 25.10 lists bit rate examples.

Table 25.10 Bit Rate Examples

fCAN	32 M	lHz	24 M	lHz	20 M	Hz	16 M	lHz	8 MI	Hz
Bit Rate	No. of Tq	P+1								
1 Mbps	8 Tq	4	8 Tq	3	10 Tq	2	8 Tq	2	8 Tq	1
	16 Tq	2			20 Tq	1	16 Tq	1		
500 kbps	8 Tq	8	8 Tq	6	10 Tq	4	8 Tq	4	8 Tq	2
	16 Tq	4	16 Tq	3	20 Tq	2	16 Tq	2	16 Tq	1
250 kbps	8 Tq	16	8 Tq	12	10 Tq	8	8 Tq	8	8 Tq	4
	16 Tq	8	16 Tq	6	20 Tq	4	16 Tq	4	16 Tq	2
83.3 kbps	8 Tq	48	8 Tq	36	8 Tq	30	8 Tq	24	8 Tq	12
	16 Tq	24	16 Tq	18	10 Tq	24	16 Tq	12	16 Tq	6
					16 Tq	15				
					20 Tq	12				
33.3 kbps	8 Tq	120	8 Tq	90	8 Tq	75	8 Tq	60	8 Tq	30
	10 Tq	96	10 Tq	72	10 Tq	60	10 Tq	48	10 Tq	24
	16 Tq	60	16 Tq	45	20 Tq	30	16 Tq	30	16 Tq	15
	20 Tq	48	20 Tq	36			20 Tq	24	20 Tq	12

25.4 Mailbox and Mask Register Structure

There are 32 mailboxes with the same structure.

Figure 25.38 shows the structure of registers C0MBj to C2MBj (j = 0 to 31).




Figure 25.38 Structure of Registers C0MBj to C2MBj (i = 0 to 2; j = 0 to 31)

There are eight mask registers with the same structure.

Figure 25.39 shows the structure of registers C0MKRk to C2MKRk (k = 0 to 7).

									Address	
b7							b0	CAN0	CAN1	CAN2
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	47E00h + k × 4 + 0	47A00h + k × 4 + 0	47600h + k × 4 + 0
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	47E00h + k × 4 + 1	47A00h + k × 4 + 1	47600h + k × 4 + 1
SID5	SID4	SID3	SID2	SID1	SID0	EID17	EID16	47E00h + k × 4 + 2	47A00h + k × 4 + 2	47600h + k × 4 + 2
\searrow	\times	\times	SID10	SID9	SID8	SID7	SID6	47E00h + k × 4 + 3	47A00h + k × 4 + 3	47600h + k × 4 + 3
									CiMKRk register	

Figure 25.39 Structure of Registers COMKRk to C2MKRk (i = 0 to 2; k = 0 to 7)

There are two FIFO received ID compare registers with the same structure. Figure 25.40 shows the structure of registers C0FIDCRn to C2FIDCRn (n = 0, 1).

									Address	
b7							b0	CAN0	CAN1	CAN2
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	47E20h + n × 4 + 0	47A20h + n × 4 + 0	47620h + n × 4 + 0
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	47E20h + n × 4 + 1	47A20h + n × 4 + 1	47620h + n × 4 + 1
SID5	SID4	SID3	SID2	SID1	SID0	EID17	EID16	47E20h + n × 4 + 2	47A20h + n × 4 + 2	47620h + n × 4 + 2
IDE	RTR	> <	SID10	SID9	SID8	SID7	SID6	47E20h + n × 4 + 3	47A20h + n × 4 + 3	47620h + n × 4 + 3
								'	CiFIDCRn register	

Figure 25.40 Structure of Registers C0FIDCRn to C2FIDCRn (i = 0 to 2; n = 0, 1)

25.5 Acceptance Filtering and Masking Function

Acceptance filtering allows the user to receive messages with a specified range of multiple IDs for mailboxes.

Registers CiMKR0 to CiMKR7 can perform masking of the standard ID and the extended ID of 29 bits (i = 0 to 2).

- The CiMKR0 register corresponds to mailboxes [0] to [3].
- The CiMKR1 register corresponds to mailboxes [4] to [7].
- The CiMKR2 register corresponds to mailboxes [8] to [11].
- The CiMKR3 register corresponds to mailboxes [12] to [15].
- The CiMKR4 register corresponds to mailboxes [16] to [19].
- The CiMKR5 register corresponds to mailboxes [20] to [23].
- The CiMKR6 register corresponds to mailboxes [24] to [27] in normal mailbox mode, and receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.
- The CiMKR7 register corresponds to mailboxes [28] to [31] in normal mailbox mode, and receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.

The CiMKIVLR register disables acceptance filtering individually for each mailbox.

The IDE bit in the CiMBj register is enabled when the IDFM bit in the CiCTLR register is 10b (mixed ID mode) (j = 0 to 31).

The RTR bit in the CiMBj register selects a data frame or a remote frame.

In FIFO mailbox mode, normal mailboxes (mailboxes [0] to [23]) use the single corresponding register among registers CiMKR0 to CiMKR5 for acceptance filtering. Receive FIFO mailboxes (mailboxes [28] to [31]) use two registers CiMKR6 and CiMKR7 for acceptance filtering.

Also, the receive FIFO uses registers CiFIDCR0 and CiFIDCR1 for ID comparison. Bits EID, SID, RTR, and IDE in registers CiMB28 to CiMB31 for the receive FIFO are disabled. As acceptance filtering depends on the result of two ID-mask sets, two ranges of IDs can be received into the receive FIFO. The CiMKIVLR register is disabled for the receive FIFO.

If both the settings for standard ID and extended ID are set in the IDE bits in registers CiFIDCR0 and CiFIDCR1 individually, both ID formats are received.

If both setting of data frame and remote frame are set in the RTR bits in registers CiFIDCR0 and CiFIDCR1 individually, both the data and remote frames are received.

When a combination of two ranges of IDs is not necessary, set the same mask value and the same ID into both of the FIFO ID/mask register sets.

Figure 25.41 shows the mask registers and their corresponding mailboxes, and Figure 25.42 shows acceptance filtering.






Figure 25.41 Mask Registers and Their Corresponding Mailboxes (i = 0 to 2)




Figure 25.42 Acceptance Filtering (i = 0 to 2; j = 0 to 31; k = 0 to 7)

25.6 Reception and Transmission

Table 25.11 lists the CAN communication mode configuration.

Table 25.11 Configuration for CAN Reception Mode and Transmission Mode

TRMREQ	RECREQ	ONESHOT	Communication Mode of Mailbox
0	0	0	Mailbox disabled or transmission being aborted
0	0	1	Configurable only when transmission or reception from a mailbox (programmed in one-shot mode) is aborted
0	1	0	Configured as a receive mailbox for a data frame or a remote frame
0	1	1	Configured as a one-shot receive mailbox for a data frame or a remote frame
1	0	0	Configured as a transmit mailbox for a data frame or a remote frame
1	0	1	Configured as a one-shot transmit mailbox for a data frame or a remote frame
1	1	0	Do not set
1	1	1	Do not set

TRMREQ, RECREQ, and ONESHOT: Bits in the CiMCTLj register (i = 0 to 2; j = 0 to 31)

When a mailbox is configured as a receive mailbox or a one-shot receive mailbox, note the following:

- (1) Before a mailbox is configured as a receive mailbox or a one-shot receive mailbox, set the CiMCTLj register to 00h (i = 0 to 2; j = 0 to 31).
- (2) A received message is stored into the first mailbox that matches the condition according to the result of receive mode configuration and acceptance filtering. Upon deciding which mailbox stores the received message, the mailbox with the smaller number has higher priority.
- (3) When transmitting a message in CAN operation mode, the CAN module does not receive the message even if its ID matches the ID of its own mailbox for reception. However, the CAN module receives the message and returns an ACK in self test mode.

When a mailbox is configured as a transmit mailbox or a one-shot transmit mailbox, note the following:

(1) Before a mailbox is configured as a transmit mailbox or one-shot transmit mailbox, ensure that the CiMCTLj register is 00h and that there is no pending abort process.

25.6.1 Reception

Figure 25.43 shows an operation example of data frame reception in overwrite mode.

This example shows the operation of overwriting the first message when the CAN module receives two consecutive CAN messages that match the receiving conditions of the CiMCTL0 register (i = 0 to 2).




Figure 25.43 Operation Example of Data Frame Reception in Overwrite Mode (i = 0 to 2; j = 0 to 31)

- (1) When an SOF is detected on the CAN bus, the RECST bit in the CiSTR register becomes 1 (reception in progress) if the CAN module has no message ready to start transmission.
- (2) The acceptance filter procedure starts at the beginning of the CRC field to select the receive mailbox.
- (3) After a message has been received, the NEWDATA bit in the CiMCTLj register for the receive mailbox becomes 1 (new data being updated/stored in the mailbox) (j = 0 to 31). Simultaneously, the INVALDATA bit in the CiMCTLj register becomes 1 (message is being updated), and then the INVALDATA bit becomes 0 (message valid) again after the complete message is transferred to the mailbox.
- (4) When the interrupt enable bit in the CiMIER register for the receive mailbox is 1 (interrupt enabled), the CANi reception complete interrupt request is generated. This interrupt occurs when the INVALDATA bit becomes 0.
- (5) After reading the message from the mailbox, the NEWDATA bit needs to be set to 0 by a program.
- (6) In overwrite mode, if the next CAN message has been received into a mailbox whose NEWDATA bit is still set to 1, the MSGLOST bit in the CiMCTLj register becomes 1 (message has been overwritten). The new received message is transferred to the mailbox. The CANi reception complete interrupt request is generated the same as in (4).

Figure 25.44 shows an operation example of data frame reception in overrun mode.

This example shows the operation of overrunning the second message when the CAN module receives two consecutive CAN messages that match the receiving conditions of the CiMCTL0 register (i = 0 to 2).




Figure 25.44 Operation Example of Data Frame Reception in Overrun Mode (i = 0 to 2; j = 0 to 31)

- (1) to (5) are the same as overwrite mode.
- (6) In overrun mode, if the next message has been received before the NEWDATA bit is set to 0, the MSGLOST bit in the CiMCTLj register becomes 1 (message has been overrun) (j = 0 to 31). The new received message is discarded and a CANi error interrupt request is generated if the corresponding interrupt enable bit in the CiEIER register is 1 (interrupt enabled).

25.6.2 Transmission

Figure 25.45 shows an operation example of data frame transmission. This example shows an operation of transmitting messages that have been set in registers CiMCTL0 and CiMCTL1 (i = 0 to 2).




Figure 25.45 Operation Example of Data Frame Transmission (i = 0 to 2; j = 0 to 31)

- (1) When the TRMREQ bit in the CiMCTLj register is set to 1 (transmit mailbox) in the bus-idle state, the mailbox scan procedure starts to decide the highest-priority mailbox for transmission (j = 0 to 31). Once the transmit mailbox is decided, the TRMACTIVE bit in the CiMCTLj register becomes 1 (from when a transmission request is received until transmission is completed, or an error/arbitration lost has occurred), the TRMST bit in the CiSTR register becomes 1 (transmission in progress), and the CAN module starts transmission. (1)
- (2) If other TRMREQ bits are set, the transmission scan procedure starts with the CRC delimiter for the next transmission.
- (3) If transmission is completed without losing arbitration, the SENTDATA bit in the CiMCTLj register becomes 1 (transmission completed) and the TRMACTIVE bit becomes 0 (transmission is pending, or no transmission request). If the interrupt enable bit in the CiMIER register is 1 (interrupt enabled), the CANi transmission complete interrupt request is generated.
- (4) When requesting the next transmission from the same mailbox, set bits SENDTDATA and TRMREQ to 0, then set the TRMREQ bit to 1 after checking that bits SENDTDATA and TRMREQ have been set to 0.

Note:

If arbitration is lost after the CAN module starts transmission, the TRMACTIVE bit becomes 0.
The transmission scan procedure is performed again to search for the highest-priority transmit
mailbox from the beginning of the CRC delimiter. If an error occurs either during transmission or
following the loss of arbitration, the transmission scan procedure is performed again from the
start of the error delimiter to search for the highest-priority transmit mailbox.

25.7 CAN Interrupts

The CAN module provides the following CAN interrupts:

- CANi wakeup interrupt (i = 0 to 2)
- CANi reception complete interrupt
- CANi transmission complete interrupt
- CANi receive FIFO interrupt
- CANi transmit FIFO interrupt
- CANi error interrupt

There are eight types of interrupt sources for the CANi error interrupts. These sources can be determined by checking the CiEIFR register.

- Bus error
- Error-warning
- Error-passive
- Bus-off entry
- Bus-off recovery
- Receive overrun
- Overload frame transmission
- Bus lock

26. I/O Pins

Each pin of the MCU functions as a programmable I/O port or an I/O pin for integrated peripherals. These functions can be switched by the function select registers. The pull-up resistors are enabled for every group of four pins. However, when a pin functions as an output pin, a pull-up resistor is disabled regardless of the register settings.

Figure 26.1 shows a block diagram of typical I/O pin.




Figure 26.1 Typical I/O Pin Block Diagram (i = 0 to 15; j = 0 to 7)

The registers to control I/O pins are as follows: port Pi direction register (PDi register), output function select registers, and pull-up control registers. The PDi register selects the input or output state of pins. The output function select registers which select output function consist of bits PSEL2 to PSEL0, and ASEL. Bits PSEL2 to PSEL0 select a function as a programmable I/O or peripheral output (except analog output). The ASEL bit prevents the increase in power consumption of input buffer caused by an intermediate potential when a pin functions as an analog I/O pin. The pull-up control registers enable/disable the pull-up resistors. To use a pin as an analog I/O pin, set the PDi_j bit to 0 (input), bits PSEL2 to PSEL0 to 000b, and the ASEL bit to 1.

The input-only port P8_5 shares a pin with $\overline{\text{NMI}}$ and has neither function select register nor the corresponding direction bit. Port P14_1 also functions as an input-only port. The function select register and bit 1 in the PD14 register are reserved. Port P9 is protected from unexpected write accesses by the PRC2 bit in the PRCR register. Ports P3, P7, and P8 are protected from unexpected write accesses by the PRC30 bit in the PRCR3 register (refer to 9. "Protection").


26.1 Port Pi Direction Register (PDi Register, i = 0 to 15)

The PDi register selects the input or output state of pins. Bits in this register correspond to respective pins.

Figure 26.2 shows the PDi register.

No register bit is provided for port P8_5. For port P14_1, a reserved bit is provided.

The PD9 register is protected from unexpected write accesses by setting the PRC2 bit in the PRCR register. Registers PD3, PD7, and PD8 are protected by the PRC30 bit in the PRCR3 register (refer to 9. "Protection").



interrupt handling or DMA transfers should be inserted between these two instructions.

4. The PD14_1 bit in the PD14 register is reserved. This bit should be written with 0.

Figure 26.2 Registers PD0 to PD15

value is undefined.

and PD14_7 in the PD14 register are unavailable on this MCU. If necessary, set these bits to 0. The read

3. Set the PRC2 bit in the PRCR register to 1 (write enabled) just before rewriting the PD9 register. No

26.2 Output Function Select Registers

When a programmable I/O port and peripheral output share a pin, these registers select the output function of the pin. Regardless of the register settings, signals are input to all the connected peripherals. An output function select register consists of bits PSEL2 to PSEL0, and ASEL. Bits PSEL2 to PSEL0 select a function as programmable I/O or peripheral output (except analog output). The ASEL bit prevents the increase in power consumption caused by an intermediate potential generated when a pin functions as an analog I/O pin.

Table 26.1 shows the peripherals assigned to each PSEL2 to PSEL0 bit combination, and Figures 26.3 to 26.18 show the function select registers.

Note that ports P8_5 and P14_1 (input only) have no output function select registers.

The P9_iS register is protected from unexpected write accesses by setting the PRC2 bit in the PRCR register and registers P3_iS, P7_iS, and P8_iS are protected by the PRC30 bit in the PRCR3 register (refer to 9. "Protection").

Table 26.1 Peripheral Assignment

Bits PSEL2 to PSEL0	Peripherals
001b	Timer
010b	Three-phase motor control timers, Serial bus interfaces 0, 1, and 2
011b	UART, LIN module
100b	UART special function, CAN channel 2
101b	Intelligent I/O groups 0 and 2, CAN channel 0, LIN module
110b	Intelligent I/O groups 1 and 3, CAN channel 1
111b	Serial bus interface 2





Figure 26.3 Registers P0_0S to P0_7S

Port P0_i shares a pin with the AN0_i input for the A/D converter (i = 0 to 7).

To use it as a programmable I/O port, set the P0_iS register to 00h. To use it as an A/D converter input pin, set this register to 80h and the PD0_i bit to 0 (port P0_i functions as an input port).



1. Refer to the following table for each pin setting.

Port		Setting Value of Bits PSEL2 to PSEL0										
l	000b	001b	010b	011b	100b	101b	110b	111b				
P1_0	P1_0	(2)	SSO0 output	(2)	(2)	IIO0_0 output	IIO1_0 output	(2)				
P1_1	P1_1	(2)	SSCK0 output	(2)	(2)	IIO0_1 output	IIO1_1 output	(2)				
P1_2	P1_2	(2)	SSI0 output	(2)	(2)	IIO0_2 output	IIO1_2 output	(2)				
P1_3	P1_3	(2)	SCS0 output	(2)	(2)	IIO0_3 output	IIO1_3 output	(2)				
P1_4	P1_4	(2)	(2)	(2)	(2)	IIO0_4 output	IIO1_4 output	(2)				
P1_5	P1_5	(2)	(2)	(2)	(2)	IIO0_5 output	IIO1_5 output	(2)				
P1_6	P1_6	(2)	(2)	(2)	(2)	IIO0_6 output	IIO1_6 output	(2)				
P1_7	P1_7	(2)	(2)	(2)	(2)	IIO0_7 output	IIO1_7 output	(2)				

^{2.} Do not use this combination.

Figure 26.4 Registers P1_0S to P1_7S

Port P1_i shares a pin with the serial bus interface (SBI0), AN15_i input for the A/D converter, intelligent I/O groups 0 and 1 (IIO0 and IIO1), and external interrupt inputs (i = 0 to 7).

To use it as an output pin, set the PD1_i bit to 1 (port P1_i functions as an output port) and select a function according to Figure 26.4. To use it as an input pin (except for the A/D converter), set the PD1_i bit to 0 (port P1_i functions as an input port). To use it as an A/D converter input pin, set this register to 80h and the PD1_i bit to 0 (port P1_i functions as an input port).





Figure 26.5 Registers P2_0S to P2_7S

Port P2_i shares a pin with the AN2_i for the A/D converter (i = 0 to 7).

To use it as a programmable I/O port, set the P2_iS register to 00h. To use it as an A/D converter input pin, set this register to 80h and the PD2_i bit to 0 (port P2_i functions as an input port).



- 1. Rewrite these registers after setting the PRC30 bit in the PRCR3 register to 1 (write enabled).
- 2. Refer to the following table for each pin setting.


Port		Setting Value of Bits PSEL2 to PSEL0										
Poit	000b	001b	010b	011b	100b	101b	110b	111b				
P3_0	P3_0	TA0OUT output	(3)	— ⁽³⁾	(3)	LIN0_0OUT	(3)	— (3)				
P3_1	P3_1	TA3OUT output	(3)	— ⁽³⁾	(3)	(3)	(3)	— (3)				
P3_2	P3_2	TA1OUT output	V	LIN0_0OUT	(3)	LIN0_1OUT	(3)	— (3)				
P3_3	P3_3	(3)	\overline{V}	— ⁽³⁾	(3)	(3)	(3)	— (3)				
P3_4	P3_4	TA2OUT output	W	CLK4 output	(3)	(3)	(3)	(3)				
P3_5	P3_5	(3)	W	— ⁽³⁾	(3)	— ⁽³⁾	(3)	— (3)				
P3_6	P3_6	TA4OUT output	U	TXD4	(3)	— ⁽³⁾	(3)	— (3)				
P3_7	P3_7	(3)	Ū	RTS4	(3)	(3)	(3)	(3)				

^{3.} Do not use this combination.

Figure 26.6 Registers P3_0S to P3_7S

Port P3_i shares a pin with the timer output, three-phase motor control output, serial interface (UART4), and LIN module (i = 0 to 7).

To use it as an output pin, set the PD3_i bit to 1 (port P3_i functions as an output port) and select a function according to Figure 26.6. To use it as an input pin, set the PD3_i bit to 0 (port P3_i functions as an input port).



1. Refer to the following table for each pin setting.


Port		Setting Value of Bits PSEL2 to PSEL0										
Foit	000b	001b	010b	011b	100b	101b	110b	111b				
P4_0	P4_0	(2)	(2)	RTS3	(2)	(2)	IIO1_0 output	(2)				
P4_1	P4_1	(2)	(2)	CLK3 output	(2)	(2)	IIO1_1 output	(2)				
P4_2	P4_2	(2)	(2)	(2)	(2)	(2)	IIO1_2 output	(2)				
P4_3	P4_3	(2)	(2)	TXD3	(2)	(2)	IIO1_3 output	(2)				
P4_4	P4_4	(2)	SSO1 output	(2)	(2)	LIN0_0OUT	IIO1_4 output	(2)				
P4_5	P4_5	(2)	SSCK1 output	(2)	(2)	(2)	IIO1_5 output	(2)				
P4_6	P4_6	(2)	SSI1 output	(2)	(2)	LIN0_1OUT	IIO1_6 output	(2)				
P4_7	P4_7	(2)	SCS1 output	(2)	(2)	(2)	IIO1_7 output	(2)				

^{2.} Do not use this combination.

Figure 26.7 Registers P4_0S to P4_7S

Port P4_i shares a pin with the serial interface (UART3), serial bus interface (SBI1), LIN module, and intelligent I/O group 1 (IIO1) (i = 0 to 7).

To use it as an output pin, set the PD4_i bit to 1 (port P4_i functions as an output port) and select a function according to Figure 26.7. To use it as an input pin, set the PD4_i bit to 0 (port P4_i functions as an input port).




^{1.} Refer to the following table for each pin setting.

Port			Setting \	/alue of Bit	s PSEL2 to	PSEL0		
Foit	000b	001b	010b	011b	100b	101b	110b	111b
P5_0	P5_0	(2)	(2)	(2)	(2)	IIO0_0 output	(2)	(2)
P5_1	P5_1	(2)	(2)	(2)	(2)	IIO0_1 output	(2)	(2)
P5_2	P5_2	(2)	(2)	(2)	(2)	IIO0_2 output	(2)	(2)
P5_3	P5_3	(2)	(2)	(2)	(2)	IIO0_3 output	(2)	(2)
P5_4	P5_4	(2)	SSO2 output	(2)	(2)	IIO0_4 output	(2)	(2)
P5_5	P5_5	(2)	SSCK2 output	(2)	(2)	IIO0_5 output	(2)	(2)
P5_6	P5_6	(2)	SSI2 output	(2)	(2)	IIO0_6 output	(2)	(2)
P5_7	P5_7	(2)	SCS2 output	(2)	(2)	IIO0_7 output	(2)	(2)

^{2.} Do not use this combination.

Figure 26.8 Registers P5_0S to P5_7S

Port P5_i shares a pin with the serial bus interface (SBI2) and intelligent I/O group 0 (IIO0) (i = 0 to 7). To use it as an output pin, set the PD5_i bit to 1 (port P5_i functions as an output port) and select a function according to Figure 26.8. To use it as an input pin, set the PD5_i bit to 0 (port P5_i functions as an input port).



Notes:

^{1.} Refer to the following table for each pin setting.


Port		Setting Value of Bits PSEL2 to PSEL0											
Foit	000b	001b	010b	011b	100b	101b	110b	111b					
P6_0	P6_0	(2)	SCS0 output	RTS0	CAN2OUT	(2)	(2)	(2)					
P6_1	P6_1	(2)	SSCK0 output	CLK0 output	(2)	(2)	(2)	(2)					
P6_2	P6_2	(2)	SSI0 output	SCL0 output	STXD0	(2)	(2)	(2)					
P6_3	P6_3	(2)	SSO0 output	TXD0 SDA0 output	(2)	(2)	(2)	(2)					
P6_4	P6_4	(2)	SCS1 output	RTS1	(2)	(2)	(2)	(2)					
P6_5	P6_5	(2)	SSCK1 output	CLK1 output	(2)	(2)	(2)	(2)					
P6_6	P6_6	(2)	SSI1 output	SCL1 output	STXD1	(2)	(2)	(2)					
P6_7	P6_7	(2)	SSO1 output	TXD1 SDA1 output	(2)	(2)	(2)	(2)					

^{2.} Do not use this combination.

Figure 26.9 Registers P6_0S to P6_7S

Port P6_i shares a pin with the serial bus interface (SBI0 and SBI1), serial interface (UART0 and UART1), and CAN module (CAN2) (i = 0 to 7).

To use it as an output pin, set the PD6_i bit to 1 (port P6_i functions as an output port) and select a function according to Figure 26.9. To use it as an input pin, set the PD6_i bit to 0 (port P6_i functions as an input port).




- 1. Rewrite these registers after setting the PRC30 bit in the PRCR3 register to 1 (write enabled).
- 2. Refer to the following table for each pin setting.

Port		Setting Value of Bits PSEL2 to PSEL0										
Foit	000b	001b	010b	011b	100b	101b	110b	111b				
P7_0	P7_0	TA0OUT output	(3)	TXD2 SDA2 output	(3)	(3)	IIO1_6 output	SSO2 output				
P7_1	P7_1	(3)	(3)	SCL2 output	STXD2	(3)	IIO1_7 output	SSI2 output				
P7_2	P7_2	TA1OUT output	V	CLK2 output	(3)	(3)	(3)	SSCK2 output				
P7_3	P7_3	(3)	V	RTS2	(3)	(3)	IIO1_0 output	SCS2 output				
P7_4	P7_4	TA2OUT output	W	TXD4	(3)	LIN0_0 OUT	IIO1_1 output	(3)				
P7_5	P7_5	(3)	W	— ⁽³⁾	(3)	(3)	IIO1_2 output	(3)				
P7_6	P7_6	TA3OUT output	(3)	TXD3	(3)	CAN0OUT	IIO1_3 output	(3)				
P7_7	P7_7	(3)	(3)	CLK3 output	(3)	(3)	IIO1_4 output	(3)				

^{3.} Do not use this combination.

Figure 26.10 Registers P7_0S to P7_7S

Port P7_i shares a pin with the timer, three-phase motor control, serial interface (UART2 to UART4), serial bus interface (SBI2), intelligent I/O group 1 (IIO1), LIN module, and CAN module (i = 0 to 7). To use it as an output pin, set the PD7_i bit to 1 (port P7_i functions as an output port) and select a function according to Figure 26.10. To use it as an input pin, set the PD7_i bit to 0 (port P7_i functions as an input port).



Notes:

- 1. Rewrite these registers after setting the PRC30 bit in the PRCR3 register to 1 (write enabled).
- 2. Refer to the following table for each pin setting.


Port	Setting Value of Bits PSEL2 to PSEL0										
	000b	001b	010b	011b	100b	101b	110b	111b			
P8_0	P8_0	TA4OUT output	С	(3)	(3)	(3)	(3)	(3)			
P8_1	P8_1	(3)	Ū	RTS5	(3)	LIN0_1OUT	IIO1_5 output	(3)			
P8_2	P8_2	(3)	(3)	(3)	(3)	CAN0OUT	CAN1OUT	(3)			
P8_3	P8_3	(3)	(3)	(3)	(3)	(3)	(3)	(3)			
P8_4	P8_4	(3)	— (3)	(3)	(3)	(3)	(3)	(3)			
P8_6	P8_6	(3)	(3)	(3)	(3)	(3)	(3)	(3)			
P8_7	P8_7	(3)	(3)	(3)	(3)	(3)	(3)	(3)			

3. Do not use this combination.

Figure 26.11 Registers P8_0S to P8_4S, P8_6S, and P8_7S

Port P8_i shares a pin with the timer, three-phase motor control, serial interface (UART3), intelligent I/O group 1 (IIO1), LIN module, CAN module, and external interrupt inputs (i = 0 to 4, 6, 7).

To use it as an output pin, set the PD8_i bit to 1 (port P8_i functions as an output port) and select a function according to Figure 26.11. To use it as an input pin, set the PD8_i bit to 0 (port P8_i functions as an input port).



Notes:

- 1. Set the PRC2 bit in the PRCR register to 1 (write enabled) just before rewriting this register. No interrupt handling or DMA transfers should be inserted between these two instructions.
- 2. Refer to the following table for each pin setting.

Port	Setting Value of Bits PSEL2 to PSEL0									
	000b	001b	010b	011b	100b	101b	110b	111b		
P9_0	P9_0	(3)	(3)	CLK3 output	(3)	LIN0_2OUT	(3)	(3)		
P9_1	P9_1	(3)	(3)	(3)	(3)	(3)	(3)	(3)		
P9_2	P9_2	(3)	(3)	TXD3	(3)	LIN0_3OUT	(3)	(3)		
P9_3	P9_3	(3)	(3)	RTS3	(3)	(3)	(3)	(3)		
P9_4	P9_4	(3)	(3)	RTS4	(3)	(3)	(3)	(3)		
P9_5	P9_5	(3)	(3)	CLK4 output	(3)	(3)	(3)	(3)		
P9_6	P9_6	(3)	(3)	TXD4	(3)	CAN2OUT	CAN1OUT	(3)		
P9_7	P9_7	(3)	(3)	(3)	(3)	(3)	(3)	(3)		

^{3.} Do not use this combination.

Figure 26.12 Registers P9_0S to P9_7S

Port P9_i shares a pin with the serial interface (UART3 and UART4), LIN module, and CAN module (i = 0 to 7). Ports P9_3 to P9_6 also share a pin with the A/D converter I/O (ANEX0 and ANEX1) and D/A converter output.

To use it as the A/D converter pin or the D/A converter pin, set the P9_iS register to 80h and the PD9_i bit to 0 (port P9_i functions as an input port) irrespective of the I/O state.

To use it as an output pin for functions other than the A/D converter or the D/A converter, set the PD9_i bit to 1 (port P9_i functions as an output port) and select a function according to Figure 26.12. To use it as an input pin of functions other than the A/D converter or the D/A converter, set the PD9_i bit to 0 (port P9_i functions as an input port).




Figure 26.13 Registers P10_0S to P10_7S

Port P10_i shares a pin with the AN_i input for the A/D converter and key input interrupts (i = 0 to 7). To use it as a programmable I/O port, set the P10_iS register to 00h. To use it as an input pin (except for the A/D converter), set the PD10_i bit to 0 (port P10_i functions as an input port). To use it as an input pin for the A/D converter, set the P10_iS register to 80h and the PD10_i bit to 0 (port P10_i functions as an input port).





Figure 26.14 Registers P11_0S to P11_4S

Port P11_i shares a pin with intelligent I/O group 1 (IIO1) and the LIN module (i = 0 to 4).

To use it as an output pin, set the PD11_i bit to 1 (port P11_i functions as an output port) and select a function according to Figure 26.14. To use it as an input pin, set the PD11_i bit to 0 (port P11_i functions as an input port).



1. Refer to the following table for each pin setting.


Port	Setting Value of Bits PSEL2 to PSEL0									
Port	000b	001b	010b	011b	100b	101b	110b	111b		
P12_0	P12_0	(2)	SSO1 output	(2)	(2)	IIO2_0 output	(2)	(2)		
P12_1	P12_1	(2)	SSCK1 output	(2)	(2)	IIO2_1 output	(2)	(2)		
P12_2	P12_2	(2)	SSI1 output	(2)	(2)	IIO2_2 output	(2)	(2)		
P12_3	P12_3	(2)	SCS1 output	(2)	(2)	IIO2_3 output	(2)	(2)		
P12_4	P12_4	(2)	SSO0 output	(2)	(2)	IIO2_4 output	(2)	(2)		
P12_5	P12_5	(2)	SSCK0 output	(2)	(2)	IIO2_5 output	(2)	(2)		
P12_6	P12_6	(2)	SSI0 output	(2)	(2)	IIO2_6 output	(2)	(2)		
P12_7	P12_7	(2)	SCS0 output	(2)	(2)	IIO2_7 output	(2)	(2)		

^{2.} Do not use this combination.

Figure 26.15 Registers P12_0S to P12_7S

Port P12_i shares a pin with the serial bus interface (SBI0 and SBI1) and intelligent I/O group 2 (IIO2) (i = 0 to 7).

To use it as an output pin, set the PD12_i bit to 1 (port P12_i functions as an output port) and select a function according to Figure 26.15. To use it as an input pin, set the PD12_i bit to 0 (port P12_i functions as an input port).



1. Refer to the following table for each pin setting.

Port	Setting Value of Bits PSEL2 to PSEL0									
Foit	000b	001b	010b	011b	100b	101b	110b	111b		
P13_0	P13_0	(2)	(2)	(2)	(2)	(2)	IIO3_0 output	(2)		
P13_1	P13_1	(2)	(2)	(2)	(2)	(2)	IIO3_1 output	(2)		
P13_2	P13_2	(2)	(2)	(2)	(2)	(2)	IIO3_2 output	(2)		
P13_3	P13_3	(2)	(2)	(2)	(2)	(2)	IIO3_3 output	(2)		
P13_4	P13_4	(2)	(2)	LIN1_2OUT	(2)	(2)	IIO3_4 output	(2)		
P13_5	P13_5	(2)	(2)	(2)	(2)	(2)	IIO3_5 output	(2)		
P13_6	P13_6	(2)	(2)	LIN1_3OUT	(2)	(2)	IIO3_6 output	(2)		
P13_7	P13_7	(2)	(2)	(2)	(2)	(2)	IIO3_7 output	(2)		

^{2.} Do not use this combination.

Figure 26.16 Registers P13_0S to P13_7S

Port P13_i shares a pin with intelligent I/O group 3 (IIO3) and the LIN module (i = 0 to 7). To use it as an output pin, set the PD13_i bit to 1 (port P13_i functions as an output port) and select a

function according to Figure 26.16. To use it as an input pin, set the PD13_i bit to 0 (port P13_i functions as an input port).





Figure 26.17 Registers P14_3S to P14_6S

Port P14_i shares a pin with external interrupt inputs. Set the P14_iS register to 00h (I/O port) (i = 3 to 6).



1. Refer to the following table for each pin setting.

Port	Setting Value of Bits PSEL2 to PSEL0							
1010	000b	001b	010b	011b	100b	101b	110b	111b
P15_0	P15_0	(2)	(2)	TXD3	(2)	IIO0_0 output	(2)	(2)
P15_1	P15_1	(2)	(2)	CLK3 output	(2)	IIO0_1 output	(2)	(2)
P15_2	P15_2	(2)	(2)	(2)	(2)	IIO0_2 output	(2)	(2)
P15_3	P15_3	(2)	(2)	RTS3	(2)	IIO0_3 output	(2)	(2)
P15_4	P15_4	(2)	(2)	TXD4	(2)	IIO0_4 output	(2)	(2)
P15_5	P15_5	(2)	(2)	(2)	(2)	IIO0_5 output	(2)	(2)
P15_6	P15_6	(2)	(2)	CLK4 output	(2)	IIO0_6 output	(2)	(2)
P15_7	P15_7	(2)	(2)	RTS4	(2)	IIO0_7 output	(2)	(2)

^{2.} Do not use this combination.

Figure 26.18 Registers P15_0S to P15_7S

Port P15_i shares a pin with the serial interface (UART3 and UART4), intelligent I/O group 0 (IIO0), and AN15_i input for the A/D converter (i = 0 to 7).


To use it as an output pin, set the PD15_i bit to 1 (port P15_i functions as an output port) and select a function according to Figure 26.18. To use it as an input pin (except for the A/D converter), set the PD15_i bit to 0 (port P15_i functions as an input port). To use it as an input pin for the A/D converter, set the P15_iS register to 80h and the PD15_i bit to 0.

26.3 Input Function Select Registers

When a peripheral input is assigned to multiple pins, these registers select which input pin should be connected to the peripheral.

Figures 26.19 to 26.24 show the input function select registers.





1. Refer to the following table for each pin setting of timer A.

	IFS00	TA0OUT input	TA1OUT input	TA1IN	TA2OUT input	TA2IN	TA3OUT input	TA4OUT input	TA4IN
I	0	P3_0	P3_2	P3_3	P3_4	P3_5	P3_1	P3_6	P3_7
ı	1	P7_0	P7_2	P7_3	P7_4	P7_5	P7_6	P8_0	P8_1

2. Refer to the following table for each pin setting of UART3.

IFS03	IFS02	CLK3 input	RXD3	CTS3
0	0	P4_1	P4_2	P4_0
0	1	P7_7	P8_0	P8_1
1	0	P15_1	P15_2	P15_3
1	1	P9_0	P9_1	P9_3

3. Refer to the following table for each pin setting of UART4.

IFS05	IFS04	CLK4 input	RXD4	CTS4
0	0	P9_5	P9_7	P9_4
0	1	P3_4	P3_5	P3_7
1	0	_	P7_5	_
1	1	P15_6	P15_5	P15_7

4. Refer to the following table for each pin setting of timer B.

IFS07	IFS06	TB0IN	TB1IN	TB2IN	TB3IN	TB4IN	TB5IN
0	0	P6_0	P6_1	P6_2	P9_3	P9_4	P6_3
0	1	P1_4	P3_7	P9_7	P9_3	P9_4	P7_1
1	0	P9_0	P9_1	P9_2	P9_3	P9_4	P7_1
1	1	P3_5	P6_1	P6_2	P11_4	P9_4	P6_3

Figure 26.19 IFS0 Register




Figure 26.20 IFS1 Register

Input Function Select Register 2 b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address Reset Value IFS2 4009Ah 0000 0000b Bit Symbol Bit Name Function RW Assign IIO0 input to IFS20 RW Intelligent I/O Group 0 Input 0 0: Port P15 0 1: Port P1 Pin Switch Bit (1) 1 0: Port P5 IFS21 RW 1 1: Do not use this combination Assign this input to IFS22 RW Intelligent I/O Group 0 Two-0 0: Port P8 and INT1 phase Pulse Input Pin 0 1: Port P7 and INTO Switch Bit (2) 1 0 : Port P3 and INT1 IFS23 RW 1 1: Port P3 and INTO Assign IIO1 input to IFS24 RW b5 b4 0 0: Port P7/port P8 Intelligent I/O Group 1 Input 0 1: Port P11 Pin Switch Bit (3) 1 0: Port P1 IFS25 RW 1 1: Port P4 Assign this input to IFS26 RW Intelligent I/O Group 1 Two-0 0: Port P8 and INT1 phase Pulse Input Pin 0 1: Port P7 and INTO Switch Bit (4) 1 0: Port P3 and INT1 IFS27 RW 1 1: Port P3 and INTO

Notes:

1. Refer to the following table for each pin setting of intelligent I/O group 0.

	r toloi to	the lonewing	table for eac	in pin octaing t	or intelligent in	o group o.			
IFS21	IFS20	IIO0_0 input	IIO0_1 input	IIO0_2 input	IIO0_3 input	IIO0_4 input	IIO0_5 input	IIO0_6 input	IIO0_7 input
0	0	P15_0	P15_1	P15_2	P15_3	P15_4	P15_5	P15_6	P15_7
0	1	P1_0	P1_1	P1_2	P1_3	P1_4	P1_5	P1_6	P1_7
1	0	P5_0	P5_1	P5_2	P5_3	P5_4	P5_5	P5_6	P5_7

2. Refer to the following table for each pin setting of intelligent I/O group 0 in two-phase pulse signal processing mode.

IFS23	IFS22	UD0A	UD0B	UD0Z
0	0	P8_0	P8_1	P8_3 (INT1)
0	1	P7_6	P7_7	P8_2 (INT0)
1	0	P3_0	P3_1	P8_3 (INT1)
1	1	P3_0	P3_1	P8_2 (INT0)


3. Refer to the following table for each pin setting of intelligent I/O group 1.

IFS25	IFS24	IIO1_0 input	IIO1_1 input	IIO1_2 input	IIO1_3 input	IIO1_4 input	IIO1_5 input	IIO1_6 input	IIO1_7 input
0	0	P7_3	P7_4	P7_5	P7_6	P7_7	P8_1	P7_0	P7_1
0	1	P11_0	P11_1	P11_2	P11_3	_	_	_	_
1	0	P1_0	P1_1	P1_2	P1_3	P1_4	P1_5	P1_6	P1_7
1	1	P4_0	P4_1	P4_2	P4_3	P4_4	P4_5	P4_6	P4_7

4. Refer to the following table for each pin setting of intelligent I/O group 1 in two-phase pulse signal processing mode.

IFS27	IFS26	UD1A	UD1B	UD1Z
0	0	P8_0	P8_1	P8_3 (INT1)
0	1	P7_6	P7_7	P8_2 (INT0)
1	0	P3_0	P3_1	P8_3 (INT1)
1	1	P3_0	P3_1	P8_2 (INT0)

Figure 26.21 IFS2 Register



1. Refer to the following table for each pin setting of SBI0.

IFS51	IFS50	SSO0 input	SSI0 input
0	0	P1_0	P1_2
0	1	P6_3	P6_2
1	0	P12_4	P12_6

2. Refer to the following table for each pin setting of SBI1.

IFS53	IFS52	SSO1 input	SSI1 input
0	0	P4_4	P4_6
0	1	P6_7	P6_6
1	0	P12_0	P12_2

3. Refer to the following table for each pin setting of SBI2.

IFS55	IFS54	SSO2 input	SSI2 input
0	0	P5_4	P5_6
0	1	P7_0	P7_1

Figure 26.22 IFS5 Register




Figure 26.23 IFS6 Register




Figure 26.24 IFS7 Register

26.4 Pull-up Control Registers 0 to 4 (Registers PUR0 to PUR4)

Figures 26.25 to 26.29 show registers PUR0 to PUR4.

These registers enable/disable the pull-up resistors for every group of four pins. To enable the pull-up resistors, set the corresponding bits in registers PUR0 to PUR4 to 1 (pull-up resistor enabled) and the respective bits in the direction register to 0 (input).




Figure 26.25 PUR0 Register




Figure 26.26 PUR1 Register




Figure 26.27 PUR2 Register




Figure 26.28 PUR3 Register




Figure 26.29 PUR4 Register

26.5 Port Control Register (PCR Register)

Figure 26.30 shows the PCR register.

This register selects an output mode for port P1 between push-pull output and pseudo-N-channel open drain output. When the PCR0 bit is set to 1, the P-channel transistor in the output buffer is turned off. Note that port P1 cannot be a perfect open drain output due to remaining parasitic diode. The absolute maximum rating of the input voltage is, therefore, -0.3 V to VCC + 0.3 V (refer to Figure 26.31).




Figure 26.30 PCR Register




Figure 26.31 Port P1 Output Buffer Configuration

26.6 Configuring Unused Pins

Tables 26.2 and Figure 26.33 show examples of configuring unused pins on the board.


Table 26.2 Unused Pin Configuration in Single-chip Mode (1)

Pin Name	Setting
Ports P0 to P15 (excluding ports P8_5 and P14_1) (2)	Configure as input ports so that each pin is connected to VSS via its own resistor; ⁽³⁾ or configure as output ports to leave the pins open
P14_1	Connect the pin to VSS via a resistor (3)
XOUT (4)	Leave pin open
NMI (P8_5)	Connect the pin to VCC via a resistor (3)
AVCC	Connect the pin to VCC
AVSS, VREF	Connect the pin to VSS
NSD	Connect the pin to VCC via a resistor of 1 to 4.7 $k\Omega$

Notes:

- 1. Unused pins should be wired within 2 cm of the MCU.
- 2. When configuring the pins as output ports to leave them open, note that ports as inputs remain unchanged from when the reset is released until the mode transition is completed. During this transition, the power supply current may increase due to an undefined voltage level of the pins. In addition, the direction register value may change due to noise or program runaway caused by the noise. To avoid these situations, reconfigure the direction register regularly by software, which may achieve higher program reliability.
- 3. Select a resistance value that is appropriate for the system. A range from 10 to 100 $k\Omega$ is recommended
- 4. This setting is applicable when an external clock is applied to the XIN pin.

Pull-up/pull-down resistors



The figure shows the equivalent circuit of an input pin.

The equivalent input resistors (RP and RN) are calculated using input power current (IIL and IIH).

Example: When VCC = 5.0 V, $IIH = IIL = 5 \mu A$,

$$RP = RN = \frac{5.0}{5 \times 10^{-6}} = 1 \text{ M}\Omega$$

Since the voltage (VIH) defined as high is more than 0.7 VCC, the resistance value R should satisfy the following expression:

R//RP : RN = 0.3 : 0.7

That is.

$$R = \frac{3RPRN}{7RP - 3RN}$$

Specifically,

Example: When VCC = 5.0 V, $IIH = IIL = 5 \mu A$

$$R = \frac{3 \times 10^6 \times 10^6}{7 \times 10^6 - 3 \times 10^6} = 750000$$

The maximum pull-up resistor R is approximately 750 k Ω .

The actual resistance value is the calculated value with some margins.

Figure 26.32 Pull-up/Pull-down Resistors




Figure 26.33 Unused Pin Configuration

27. Flash Memory

27.1 Overview

The flash memory can be programmed in the following three modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

Table 27.1 lists specifications of the flash memory and Table 27.2 shows the overview of each rewrite mode.

Table 27.1 Flash Memory Specifications

Item	Specification
Rewrite modes	CPU rewrite mode, standard serial I/O mode, parallel I/O mode
Structure	Block architecture. Refer to Figure 27.1
Program operation	8-byte basis
Erase operation	1-block basis
Program and erase control method	Software commands
Protection types	Lock bit protect, ROM code protect, ID code protect
Software commands	9

Table 27.2 Flash Memory Rewrite Mode Overview

Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	CPU executes a software	A dedicated serial	A dedicated parallel
	command to rewrite the flash	programmer rewrites the flash	programmer rewrites the
	memory	memory	flash memory
	EW0 mode:	Standard serial I/O mode 1:	
	Rewritable in areas other	Synchronous serial I/O	
	than the on-chip flash	selected	
	memory	Standard serial I/O mode 2:	
	EW1 mode:	UART selected	
	Rewritable in areas other		
	than specified blocks to be		
	rewritten		
CPU operating	Single-chip mode	Standard serial I/O mode	Parallel I/O mode
mode			
Programmer	_	Serial programmer	Parallel programmer
On-board	Supported	Supported	Not supported
programming			

Figure 27.1 shows the on-chip flash memory structure.

The on-chip flash memory contains program area to store user programs, and data area/data flash to store the result of user programs. The program area consists of blocks 0 to 17, and data area/data flash consists of blocks A and B.

Each block can be individually protected (locked) from programming or erasing by setting the lock bit.




Figure 27.1 On-chip Flash Memory Block Diagram

27.2 Flash Memory Protection

There are three types of protection as shown in Table 27.3. Lock bit protection is intended to prevent accidental write or erase by program runaway. ROM code protection and ID code protection are intended to prevent read or write by a third party.

Table 27.3 Protection Types and Characteristics

Protection Type	Lock Bit Protection	ROM Code Protection	ID Code Protection
Protected operations	Erase, write	Read, write	Read, erase, write
Protection available in	CPU rewrite mode Standard serial I/O mode Parallel I/O mode	Parallel I/O mode	Standard serial I/O mode
Protection available for	Individual blocks	Entire flash memory	Entire flash memory
Protection settings	Setting 0 to the lock bit of block to be protected	Setting the protect bit of any block to 0	Writing the program which has set an ID code to specified address
Protection disabled by	Setting the LBD bit in the FMR register to 1 (lock bit protection disabled), or by erasing the blocks whose lock bits are set to 0 to permanently disable the protection	Erasing all blocks whose protect bits are set to 0	Sending a proper ID code from the serial programmer

27.2.1 Lock Bit Protection

This protection can be used in all three rewrite modes. When the lock bit protection is enabled, all blocks whose lock bits are set to 0 (locked) are protected against programming and erasing.

To set the lock bit to 0, the lock bit program command must be issued.

To temporarily disable the protection of all protected blocks, disable the lock bit protection itself by setting the LBD bit in the FMR1 register to 1 (lock bit protection disabled). The protection of a protected block is disabled permanently and its lock bit becomes 1 (unlocked) if the block is erased.

27.2.2 ROM Code Protection

This protection can only be used in parallel I/O mode. When the ROM code protection is enabled, the entire flash memory is protected against reading and writing.

To disable the protection, erase all the blocks whose protect bits are set to 0 (protected).

Each block has two protect bits. Setting any protect bit to 0 by a software command enables the protection for the entire flash memory. Table 27.4 lists protect bit addresses.

Table 27.4 Protect Bit Addresses

Block	Protect Bit 0	Protect Bit 1
Block B	00060100h	00060300h
Block A	00061100h	00061300h
Block 17	FFF00100h	FFF00300h
Block 16	FFF10100h	FFF10300h
Block 15	FFF20100h	FFF20300h
Block 14	FFF30100h	FFF30300h
Block 13	FFF40100h	FFF40300h
Block 12	FFF50100h	FFF50300h
Block 11	FFF60100h	FFF60300h
Block 10	FFF70100h	FFF70300h
Block 9	FFF80100h	FFF80300h
Block 8	FFF90100h	FFF90300h
Block 7	FFFA0100h	FFFA0300h
Block 6	FFFB0100h	FFFB0300h
Block 5	FFFC0100h	FFFC0300h
Block 4	FFFD0100h	FFFD0300h
Block 3	FFFE0100h	FFFE0300h
Block 2	FFFE8100h	FFFE8300h
Block 1	FFFF0100h	FFFF0300h
Block 0	FFFF8100h	FFFF8300h

27.2.3 ID Code Protection

This protection can only be used in standard serial I/O mode. A command from the serial programmer is to be accepted when the 7-byte ID code sent from the serial programmer matches the ID code programmed in the flash memory. However, when the reset vector is FFFFFFFh, the ID code check is skipped because the flash memory is considered to be blank. When the reset vector is FFFFFFFh and the ROM code protection is enabled, only the block erase command is accepted.

The ID codes sent from the serial programmer are consecutively numbered as ID1, ID2, ..., and ID7. ID codes programmed in the flash memory, also numbered as ID1, ID2, ..., and ID7, are assigned to addresses FFFFFE8h, FFFFFE9h, ..., and FFFFFEEh as shown in Figure 27.2. The ID code protection is enabled when a program which has an ID code set in the corresponding address is written to the flash memory.




Figure 27.2 Addresses for ID Code Stored

27.3 CPU Rewrite Mode

In CPU rewrite mode, the CPU executes software commands to rewrite the flash memory. The CPU accesses the flash memory not via the CPU buses, but via the dedicated flash memory rewrite buses (refer to Figure 27.3).




Figure 27.3 Flash Memory Access Path in CPU Rewrite Mode

Bus setting for flash memory rewrite should be performed by the FEBC register. Refer to 27.3.1 "Flash Memory Rewrite Bus Timing" and 29. "Electrical Characteristics" for the appropriate bus setting.

The CPU rewrite mode contains modes EW0 and EW1 as shown in Table 27.5.

Table 27.5 EW0 and EW1 Modes

Item	EW0 Mode	EW1 Mode
Rewrite program executable spaces	Spaces other than the on-chip flash memory	Internal spaces other than specified blocks to be rewritten, internal RAM
Restrictions on software commands	None	Do not execute either the program command or the block erase command for blocks where the rewrite control programs are written to Do not execute the enter read status register mode command Execute the enter read lock bit status mode command in RAM Execute the enter read protect bit status mode command in RAM
Mode after program/ erase operation	Read status register mode	Read array mode
CPU state during program/erase operation	Operating	In a hold state (I/O ports maintain the state before the command was executed)
Flash memory state detection by	 Reading the FMSR0 register by a program Executing the enter read status register mode command to read data 	Reading the FMSR0 register by a program
Other restrictions	None	The watchdog timer is disabled in count source protect mode Disable interrupts (except NMI) and DMA transfer during program/erase operation

To select CPU rewrite mode, the FEW bit in the FMCR register should be set to 1. Then, EW0 mode/EW1 mode can be selected by setting the EWM bit in the FMR0 register.

Registers FMCR and FMR0 are protected by registers PRR and FPR0, respectively.

Figures 27.4 to 27.12 show associated registers.




Figure 27.4 FMCR Register




Figure 27.5 FEBC Register





Figure 27.6 FPR0 Register



4. The LBS bit reflects the lock bit status when issuing the read lock bit status command.

Figure 27.7 FMR0 Register




Figure 27.8 FMR1 Register




Figure 27.9 FMSR0 Register




Figure 27.10 FBPM0 Register




Figure 27.11 FBPM1 Register




Figure 27.12 FBPM2 Register

27.3.1 Flash Memory Rewrite Bus Timing

The bus setting for the flash memory rewrite is performed by setting the FEBC register. This section specifically describes the setting of the FEBC register.

The reference clock is the base clock set with bits BCD1 and BCD0 in the CCR register. Time duration including tsu, tw, tc, and th are specified by the number of base clock cycles.

Tables 27.6 to 27.8 show the correlation of the read cycle and setting of bits MPY1, MPY0, and FWR4 to FWR0, according to peripheral bus clock divide ratios. Tables 27.9 to 27.11 show the correlation of the write cycle and setting of bits MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0. Associated read/write timings are illustrated in Figures 27.13 and 27.14, respectively.

Read/write cycle timing is selected from the tables below to meet the timing requirements in the CPU rewrite mode described in the electrical characteristics.




Figure 27.13 Read Timing

Table 27.6 Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral Bus Clock is Divided by 2 (unit: cycles)

	0.00.		a by z (ai		-,					
					MPY	1 and MP	Y0 Bit Set	tings		
L/V/D3 +	FWR3 to FWR0 Bit Settings			10)b		11b			
				тру	y=3			тру	· = 4	
Dit Se	turiys	Settings	tsu(S-R),	tw/D)	ton	th(R-S),	tsu(S-R),	tw/D)	ton	th(R-S),
			tsu(A-R)	tw(R)	tcR	th(R-A)	tsu(A-R)	tw(R) tcR th		th(R-A)
0000b	wr = 1	0	4	3	4	0	6	5	6	0
00000	WI - 1	1	6	5	6	0	6	5	6	0
0001b	wr = 2	0	8	7	8	0	10	9	10	0
00010	Wr - Z	1	8	7	8	0	10	9	10	0
0101b	wr = 3	0	10	9	10	0	14	13	14	0
01010	Wr = 3	1	12	11	12	0	14	13	14	0
0110b	wr = 4	0	14	13	14	0	18	17	18	0
01100	Wr - 4	1	14	13	14	0	18	17	18	0
1010b	wr = 5	0	16	15	16	0	22	21	22	0
10100	Wr - 3	1	18	17	18	0	22	21	22	0
1011b	wr = 6	0	20	19	20	0	26	25	26	0
10110	WI = 0	1	20	19	20	0	26	25	26	0
1111b	wr = 7	0	22	21	22	0	30	29	30	0
11110	Wr = 7	1	24	23	24	0	30	29	30	0

Table 27.7 Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral Bus Clock is Divided by 3 (unit: cycles)

					MPY	1 and MP	Y0 Bit Set	tings			
E/MD2 +	FWR3 to FWR0 FWR4			10)b		11b				
Bit Se		Bit		тру	y = 3			тру	y = 4		
DIL SE	turigs	Settings	tsu(S-R),	tw(R)	tcR	th(R-S),	tsu(S-R),	tw/D)	top	th(R-S),	
			tsu(A-R)	LVV(FX)	ick	th(R-A)	tsu(A-R)	R) tw(R) tcR th(th(R-A)	
0000b	wr = 1	0	6	4.5	6	0	6	4.5	6	0	
doodb	WI - 1	1	6	4.5	6	0	6	4.5	6	0	
0001b	wr = 2	0	9	7.5	9	0	9	7.5	9	0	
00015	WI - Z	1	9	7.5	9	0	12	10.5	12	0	
0101b	wr = 3	0	12	10.5	12	0	15	13.5	15	0	
01010	WI - 3	1	12	10.5	12	0	mpy = 4 R-S), tsu(S-R), tsu(A-R) tw(R) tcR t 0 6 4.5 6 0 9 7.5 9 0 12 10.5 12 0 15 13.5 15 0 18 16.5 18 0 21 19.5 21 0 24 22.5 24 0 27 25.5 27 0 30 28.5 30	0			
0110b	wr = 4	0	15	13.5	15	0	18	16.5	18	0	
01100	W/ - 4	1	15	13.5	15	0	18	16.5	18	0	
1010b	wr = 5	0	18	16.5	18	0	21	19.5	21	0	
10100	WI - S	1	18	16.5	18	0	24	22.5	24	0	
1011b	wr = 6	0	21	19.5	21	0	27	25.5	27	0	
10110	w - 0	1	21	19.5	21	0	27	25.5	27	0	
1111b	wr = 7	0	24	22.5	24	0	30	28.5	30	0	
11110	<i>vvr</i> – <i>j</i>	1	24	22.5	24	0	30	28.5	30	0	

Table 27.8 Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral Bus Clock is Divided by 4 (unit: cycles)

					MPY	1 and MP	Y0 Bit Set	tings		
EWD3 to	FWR3 to FWR0 FWR4			10)b		11b			
	ettings	Bit		тру	y = 3			тру	· = 4	
Dit Se	turiys	Settings	tsu(S-R),	tw/D)	tcR	th(R-S),	tsu(S-R),	tw/D)	top	th(R-S),
			tsu(A-R)	tw(R)	ICR	th(R-A)	tsu(A-R)	' ' I tw/R) I tcR I		th(R-A)
0000b	wr = 1	0	4	2	4	0	8	6	8	0
00000	WI - 1	1	8	6	8	0	8	6	8	0
0001b	wr = 2	0	8	6	8	0	12	10	12	0
00015	WI - Z	1	8	6	8	0	12	10	12	0
0101b	wr = 3	0	12	10	12	0	16	14	16	0
01010	Wr - 3	1	12	10	12	0	16	14	16	0
0110b	wr = 4	0	16	14	16	0	20	18	20	0
01100	Wr - 4	1	16	14	16	0	20	18	20	0
1010b	wr = 5	0	16	14	16	0	24	22	24	0
10100	Wr - 3	1	20	18	20	0	24	22	24	0
1011b	wr = 6	0	20	18	20	0	28	26	28	0
10110	Wr = 0	1	20	18	20	0	28	26	28	0
1111b	wr = 7	0	24	22	24	0	32	30	32	0
11110	WI = I	1	24	22	24	0	32	30	32	0




Figure 27.14 Write Timing

Table 27.9 Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 2 (unit: cycles)

		P		K 13 DIVIG	· · · · · · · · ·		•					
				MPY1 and MPY0				Y0 Bit Set	Y0 Bit Settings			
FSUV	V1 and	FWW	/1 and		10)b		11b				
FSI	JW0	FΝ	/W0		тру	= 3			тру	= 4		
Bit Se	ettings	Bit Se	ettings	tsu(S-W),	h.	1014	th(W-S),	tsu(S-W),	4	40144	th(W-S),	
				tsu(A-W)	tw(W)	tcw	th(W-A)	tsu(A-W)	tw(W)	tcw	th(W-A)	
		00b	ww = 1	1	3	6	2	1	4	6	1	
00b	~~··· = 0	01b	ww = 2	1	6	8	1	1	8	10	1	
UUD	suw = 0	10b	ww = 3	1	9	12	2	1	12	14	1	
		11b	ww = 4	1	12	14	1	1	16	18	1	
		00b	ww = 1	4	3	8	1	5	4	10	1	
01b	suw = 1	01b	ww = 2	4	6	12	2	5	8	14	1	
010	Suw - 1	10b	ww = 3	4	9	14	1	5	12	18	1	
		11b	ww = 4	4	12	18	2	5	16	22	1	
		00b	ww = 1	7	3	12	2	9	4	14	1	
10b	suw = 2	01b	ww = 2	7	6	14	1	9	8	18	1	
100	3uw - 2	10b	ww = 3	7	9	18	2	9	12	22	1	
		11b	ww = 4	7	12	20	1	9	16	26	1	
		00b	ww = 1	10	3	14	1	13	4	18	1	
11b	suw = 3	01b	ww = 2	10	6	18	2	13	8	22	1	
115	Suw - S	10b	ww = 3	10	9	20	1	13	12	26	1	
		11b	ww = 4	10	12	24	2	13	16	30	1	

Table 27.10 Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 3 (unit: cycles)

FSUW1 and FSUW0 Bit Settings		FWW1 and FWW0 Bit Settings		MPY1 and MPY0 Bit Settings									
					10)b		11b					
				mpy = 3				mpy = 4					
				tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)	tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)		
00b	suw = 0	00b	ww = 1	1	3	6	2	1	4	6	1		
		01b	ww = 2	1	6	9	2	1	8	12	3		
		10b	ww = 3	1	9	12	2	1	12	15	2		
		11b	ww = 4	1	12	15	2	1	16	18	1		
01b	<i>suw</i> = 1	00b	ww = 1	4	3	9	2	6	3	12	3		
		01b	ww = 2	4	6	12	2	6	7	15	2		
		10b	ww = 3	4	9	15	2	6	11	18	1		
		11b	ww = 4	4	12	18	2	6	15	24	3		
10b	<i>suw</i> = 2	00b	ww = 1	7	3	12	2	9	4	15	2		
		01b	ww = 2	7	6	15	2	9	8	18	1		
		10b	ww = 3	7	9	18	2	9	12	24	3		
		11b	ww = 4	7	12	21	2	9	16	27	2		
11b	<i>suw</i> = 3	00b	ww = 1	10	3	15	2	13	4	18	1		
		01b	ww = 2	10	6	18	2	13	8	24	3		
		10b	ww = 3	10	9	21	2	13	12	27	2		
		11b	ww = 4	10	12	24	2	13	16	30	1		

Table 27.11 Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 4 (unit: cycles)

FSUW1 and		FWW1 and		MPY1 and MPY0 Bit Settings								
				10b				11b				
FSUW0		FWW0		mpy = 3				mpy = 4				
Bit Settings		Bit Settings		tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)	tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)	
00b	suw = 0	00b	ww = 1	1	3	8	4	1	4	8	3	
		01b	ww = 2	1	6	8	1	1	8	12	3	
		10b	ww = 3	1	9	12	2	1	12	16	3	
		11b	ww = 4	1	12	16	3	1	16	20	3	
01b	suw = 1	00b	ww = 1	4	3	8	1	5	4	12	3	
		01b	ww = 2	4	6	12	2	5	8	16	3	
		10b	ww = 3	4	9	16	3	5	12	20	3	
		11b	ww = 4	4	12	20	4	5	16	24	3	
	suw = 2	00b	ww = 1	8	2	12	2	9	4	16	3	
10b		01b	ww = 2	8	5	16	3	9	8	20	3	
		10b	ww = 3	8	8	20	4	9	12	24	3	
		11b	ww = 4	8	11	20	1	9	16	28	3	
11b	suw = 3	00b	ww = 1	10	3	16	3	13	4	20	3	
		01b	ww = 2	10	6	20	4	13	8	24	3	
		10b	ww = 3	10	9	20	1	13	12	28	3	
		11b	ww = 4	10	12	24	2	13	16	32	3	

27.3.2 Software Commands

In CPU rewrite mode, software commands enable program and erase operations for the flash memory. Writing commands and reading/writing data should be performed in 16-bit units.

Table 27.12 lists the software commands.

Table 27.12 Software Commands

Command	First Comn	nand Cycle	Second Command Cycle		
Command	Address	Data	Address	Data	
Enter read array mode	FFFFF800h	00FFh	_	_	
Enter read status register mode (1)	FFFFF800h	0070h	_	_	
Clear status register	FFFFF800h	0050h	_	_	
Program (2)	FFFFF800h	0043h	WA	WD	
Block erase	FFFFF800h	0020h	BA	00D0h	
Lock bit program	FFFFF800h	0077h	BA	00D0h	
Read lock bit status	FFFFF800h	0071h	BA	00D0h	
Enter read lock bit status mode (3)	FFFFF800h	0071h	_	_	
Protect bit program	FFFFF800h	0067h	PBA	00D0h	
Enter read protect bit status mode (3)	FFFFF800h	0061h	_	_	

WA: Even address to be written WD: 16-bit data to be written

BA: Even address within a specific block PBA: Protect bit address (refer to Table 27.4)

Notes:

- 1. This command cannot be executed in EW1 mode.
- 2. The program is performed in 64-bit (4-word) units. A sequence of commands consists of commands from the second to fifth. The upper 29 bits of the address WA should be fixed and the lower 3 bits of respective commands from the second to fifth should be set to 000b, 010b, 100b, and 110b for the addresses 0h, 2h, 4h, and 6h, or 8h, Ah, Ch, and Eh.
- 3. This command should be executed in RAM.

27.3.3 Mode Transition

CPU rewrite mode supports four flash memory operating modes:

- Read array mode
- Read status register mode
- Read lock bit status mode
- Read protect bit status mode

When reading the flash memory in these modes, the memory data, the status register value, the state of the lock bit in the read block, and the state of the protect bit are individually read. Details are listed in Tables 27.13 to 27.15.

Table 27.13 Status Register

Bit	Bit Symbol	Bit Name	Definition		
Dit	Dit Gymbol	Dit Name	0	1	
b15-b8	_	Disabled bit	_	_	
b7	SR7	Sequencer status	BUSY	READY	
b6	_	Reserved bit	_	_	
b5	SR5	Erase status	Successfully completed	Error	
b4	SR4	Program status	Successfully completed	Error	
b3	_	Reserved bit	_	_	
b2	_	Reserved bit	_	_	
b1	_	Reserved bit	_	_	
b0	_	Reserved bit	_	_	

Table 27.14 Lock Bit Status

Bit	Bit Symbol	Bit Name	Definition		
Dit.	Dit Symbol	Dit Name	0	1	
b15-b7	_	Disabled bit	_	_	
b6	LBS	Lock bit status	Locked	Unlocked	
b5-b0	_	Disabled bit	_	_	

Table 27.15 Protect Bit Status

Bit B	Bit Symbol	Bit Name	Definition			
Dit	Dit Syllibol	Bit Name	0	1		
b15-b7	_	Disabled bit	_	_		
b6	PBS	Protect bit status	Protected	Unprotected		
b5-b0	_	Disabled bit	_	_		

In these operating modes, program or erase operation can be performed by software commands. After an operation is completed, the flash memory module automatically enters read array mode (in EW1 mode) or read status register mode (in EW0 mode).

27.3.4 Issuing Software Commands

This section describes how to issue software commands.

These commands should be issued while the RDY bit in the FMSR0 register is 1 (ready).

27.3.4.1 Enter Read Array Mode Command

Execute this command to enter read array mode.

When 00FFh is written to address FFFF800h, the flash memory enters read array mode. In this mode, the value stored to a given address in memory can be read.

In EW1 mode, the flash memory is always in read array mode.

27.3.4.2 Enter Read Status Register Mode

Execute this command to enter read status register mode.

When 0070h is written to address FFFF800h, the status register value is read in any address of the flash memory.

Do not issue this command in EW1 mode.

27.3.4.3 Clear Status Register

Execute this command to reset the status register in the flash memory.

When 0050h is written to address FFFFF800h, bits SR5 and SR4 in the status register become 0 (successfully completed) (refer to Table 27.13). Consequently, bits EERR and WERR in the FMSR0 register become 0 (no errors).

27.3.4.4 Program Command

Execute this command to program the flash memory in 8-byte (4-word) units.

To start automatic programming (program and program-verify operations), write 0043h to address FFFFF800h, then write data to addresses 8n + 0 to 8n + 6. Verify that the FCA bit in the FMR0 register is 0 just before executing the final command.

To monitor the automatic program operation, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The operation result can be verified by the WERR bit in the FMSR0 register (refer to 27.3.5 "Status Check").

Do not write additional data to an address that is already programmed.




Figure 27.15 Program Command Execution Flowchart

27.3.4.5 Block Erase Command

Execute this command to erase a specified block in the flash memory.

To start automatic erasing of a specified block (erase and erase-verify operations), write 0020h to address FFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to an even address in the corresponding block.

To monitor the automatic erase operation, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The operation result can be verified by the EERR bit in the FMSR0 register (refer to 27.3.5 "Status Check").




Figure 27.16 Block Erase Command Execution Flowchart

27.3.4.6 Lock Bit Program Command

Execute this command to lock a specified block in the flash memory.

To lock the block, write 0077h to address FFFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to an even address in the corresponding block. Then the lock bit of the block becomes 0 (locked).

To monitor the lock bit program, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The state of the lock bit can be verified by the read lock bit status command if the LBM bit in the FMR0 register is 1 (read by the LBS bit) (refer to 27.3.4.7 "Read Lock Bit Status Command"). If the LBM bit is 0 (read via data bus), enter read lock bit status mode (refer to 27.3.4.8 "Enter Read Lock Bit Status Mode Command").




Figure 27.17 Lock Bit Program Command Execution Flowchart

27.3.4.7 Read Lock Bit Status Command

Execute this command to verify if a specified block in the flash memory is locked. This command can be used when the LBM bit in the FMR0 register is 1 (read by the LBS bit).

The LBS bit in the FMSR0 register reflects the lock bit status of the specified block when the following is performed: first write 0071h to address FFFF800h and verify that the FCA bit in the FMR0 register becomes 0. Then write 00D0h to an even address of the corresponding block.

Read the LBS bit after the RDY bit in the FMSR0 register becomes 1 (ready).




Figure 27.18 Read Lock Bit Status Command Execution Flowchart

27.3.4.8 Enter Read Lock Bit Status Mode Command

Execute this command to enter read lock bit status mode. This command is enabled when the LBM bit in the FMR0 register is 0 (read via data bus).

To read the lock bit status of the read block, write 0071h to address FFFFF800h (refer to Table 27.14). The status is read in any address of the flash memory.

Execute this command in RAM.

27.3.4.9 Protect Bit Program Command

Execute this command to protect a specific block in the flash memory. ROM code protection is enabled by setting one of the protect bits of the block to 0.

To set the protect bit of the designated block to 0 (protected), write 0067h to address FFFF800h, verify that the FCA bit in the FMR0 register is 0, and then write 00D0h to the protect bit of the corresponding block (refer to Table 27.4).

To monitor the protect bit program, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

To verify the state of protect bit, enter read protect bit status mode (refer to 27.3.4.10 "Enter Read Protect Bit Status Mode Command"), then read the flash memory.




Figure 27.19 Protect Bit Program Command Execution Flowchart

27.3.4.10 Enter Read Protect Bit Status Mode Command

Execute this command to enter read protect bit status mode.

To read the protect bit status of the read block, write 0061h to address FFFFF800h (refer to Table 27.15). The status is read from any address in the flash memory.

Execute this command in RAM.

27.3.5 Status Check

To verify if a software command is successfully executed, read the EERR or WERR bit in the FMSR0 register, or the SR5 bit or SR4 bit in the status register.

Table 27.16 lists status and errors indicated by these bits and Figure 27.20 shows the flowchart of the status check.

Table 27.16 Status and Errors

	Register Register)	Error	Source of Error
EERR bit (SR5 bit)	WERR bit (SR4 bit)	EHOI	Source of Error
1	1	Command sequence error	 Data other than 00D0h or 00FFh (command to cancel) was written as the last command of two commands An unavailable address was specified by an address specifying command
1	0	Erase error	Attempted to erase a locked block Corresponding block was not erased properly
0	1	Program error	 Attempted to program a locked block Data was not programmed properly Lock bit was not programmed properly Protect bit was not programmed properly
0	0	No error	




Figure 27.20 Status Check Flowchart

When an error occurs, execute the clear status register command and then handle the error. If erase errors or program errors occur frequently even though the program is correct, the corresponding block may be disabled.

27.4 Standard Serial I/O Mode

In standard serial I/O mode, an R32C/152 Group compatible serial programmer can be used to rewrite the flash memory while the MCU is mounted on a board.

For further information on the serial programmer, contact your serial programmer manufacturer and refer to the user's manual included with the serial programmer for instructions.

As shown in Table 27.17, this mode provides two types of transmit/receive mode: Standard serial I/O mode 1 which uses a synchronous serial interface, and standard serial I/O mode 2 which uses UART.

Table 27.17 Standard Serial I/O Mode Specifications

Ite	em	Standard Serial I/O Mode 1	Standard Serial I/O Mode 2
Transmit/receive mode		Synchronous serial I/O	UART
Transmit/receiv	e bit rate	High	Low
Serial interface	to be used	UART1	UART1
Pin settings	CNVSS	High	High
	CE (P5_0)	High	High
	EPM (P5_5)	Low	Low
Pin functions	SCLK (P6_5)	In reset: Low In transmission/reception: Transmit/receive clock	In reset: Low In transmission/reception: Unused
	BUSY (P6_4)	BUSY signal	Monitor to check program operation
	RXD (P6_6)	Serial data input	Serial data input
	TXD (P6_7)	Serial data output	Serial data output

Table 27.18 lists the pin definitions and functions in standard serial I/O mode. Figures 27.21 and 27.22 show examples of a circuit application in standard serial I/O modes 1 and 2, respectively. Refer to the serial programmer user manual to handle pins controlled by the serial programmer.

Table 27.18 Pin Definitions and Functions in Standard Serial I/O Mode

Pin Name	Function	I/O	Description
VCC, VSS	Power supply input	I	Applicable as follows: VCC = guaranteed voltage for program/ erase operations, VSS = 0 V
VDC1, VDC0	Connecting pins for decoupling capacitor	1	A decoupling capacitor for internal voltage should be connected between VDC0 and VDC1
CNVSS	CNVSS	I	This pin should be connected to VCC via a resistor
RESET	Reset input	I	Reset input pin. While the RESET pin is driven low, at least 20 clock cycles should be input at the XIN pin
XIN	Main clock input	I	A ceramic resonator or a crystal oscillator should be connected
XOUT	Main clock output	0	between pins XIN and XOUT. An external clock should be input at XIN while leaving XOUT open
NSD	Debug port	1/0	This pin should be connected to VCC via a resistor of 1 to 4.7 k Ω
AVCC, AVSS	Analog power supply	I	AVCC and AVSS should be connected to VCC and VSS, respectively
VREF	Reference voltage input	I	Reference voltage input for the A/D converter and D/A converter
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7	Input port	I	High or low should be input, or the ports should be left open
P5_0	CE input	I	High should be input
P5_1 to P5_4	Input port	I	High or low should be input, or the ports should be left open
P5_5	EPM input	I	Low should be input
P5_6, P5_7, P6_0 to P6_3	Input port	I	High or low should be input, or the ports should be left open
P6_4	BUSY output	0	Standard serial I/O mode 1: BUSY output pin Standard serial I/O mode 2: Program operation monitor
P6_5	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Low should be input
P6_6	Data input RXD	I	Serial data input pin
P6_7	Data output TXD	0	Serial data output pin
P7_0 to P7_7, P8_0 to P8_4	Input port	I	High or low should be input, or the ports should be left open
P8_5	NMI input	I	This pin should be connected to VCC via a resistor
P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 P11_0 to P11_4, P12_0 to P12_7 P13_0 to P13_7 P14_1, P14_3 to P14_6 P15_0 to P15_7	,	I	High or low should be input, or the ports should be left open




Figure 27.21 Circuit Application in Standard Serial I/O Mode 1




Figure 27.22 Circuit Application in Standard Serial I/O Mode 2

27.5 Parallel I/O mode

In parallel I/O mode, an R32C/152 Group compatible parallel programmer can be used to rewrite the flash memory.

For further information on the parallel programmer, contact your parallel programmer manufacturer and refer to the user's manual included with your parallel programmer for instructions.

27.6 Notes on Flash Memory Rewriting

27.6.1 Note on Power Supply

 Keep the supply voltage constant within the range specified in the electrical characteristics while a rewrite operation on the flash memory is in progress. If the supply voltage goes beyond the guaranteed value, the device cannot be guaranteed.

27.6.2 Note on Hardware Reset

• Do not perform a hardware reset while a rewrite operation on the flash memory is in progress.

27.6.3 Note on Flash Memory Protection

• If an ID code written in an assigned address has an error, any read/write operation on the flash memory in standard serial I/O mode is disabled.

27.6.4 Notes on Programming

- Do not set the FEW bit in the FMCR register to 1 (CPU rewrite mode) in low speed mode or low power mode.
- When the EWM bit in the E2FM register is 1 (program or erase enabled), do not set the FEW bit in the FMCR register to 1.
- The program, block erase, lock bit program, and protect bit program are interrupted by an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt. If any of the software commands above are interrupted, erase the corresponding block and then execute the same command again. If the block erase command is interrupted, the lock bit and protect bit values become undefined. Therefore, disable the lock bit, and then execute the block erase command again.

27.6.5 Notes on Interrupts

- EW0 mode
 - To use interrupts assigned to the relocatable vector table, the vector table should be addressed in RAM space.
 - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.
 - Instructions BRK, INTO, and UND, which refer to data on the flash memory, cannot be used in this mode.
- EW1 mode
 - Interrupts assigned to the relocatable vector table should not be accepted during program or block erase operation.
 - The watchdog timer should not be used in count source protect mode. The watchdog timer interrupt should not be generated.
 - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the EWM bit in the FMR0 register to 1 (EW1 mode) and the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.



27.6.6 Notes on Rewrite Control Program

- EW0 mode
 - If the supply voltage drops during the rewrite operation of blocks having the rewrite control program, the rewrite control program may not be successfully rewritten, and the rewrite operation itself may not be performed. In this case, perform the rewrite operation by serial programmer or parallel programmer.
- EW1 mode
 - Do not rewrite blocks having the rewrite control program.

27.6.7 Notes on Number of Program/Erase Cycles and Software Command Execution Time

• The time to execute software commands (program, block erase, lock bit program, and protect bit program) increases as the number of program/erase cycles increases. If the number of program/erase cycles exceeds the endurance value specified in the electrical characteristics, it may take an unpredictable amount of time to execute the software commands. The wait time for executing software commands should be set much longer than the execution time specified in the electrical characteristics.

27.6.8 Other Notes

- The minimum values of program/erase cycles specified in the electrical characteristics are the
 maximum values that can guarantee the initial performance of the flash memory. The program/
 erase operation may still be performed even if the number of program/erase cycles exceeds the
 guaranteed values.
- Chips repeatedly programmed and erased for debugging should not be used for commercial products.



28. E²PROM Emulation Data Flash

28.1 Overview

E²PROM emulation data flash (hereafter referred to as E²dataFlash) is an on-chip data flash which has features of serial E²PROMs. It is erasable in much smaller blocks than the other data flash and can be programmed and erased without keeping the CPU away from its operation.

Table 28.1 lists the specifications and Figure 28.1 shows the block diagram of the E²dataFlash.

Table 28.1 E²dataFlash Specifications

Item	Specification			
item	ECC disabled	ECC enabled		
Memory size	4 Kbytes × 2	2 Kbytes × 2		
Block size	32 bytes	16 bytes		
Number of blocks	256			
Unit to be programmed	2 bytes	1 byte		
Unit to be erased	1 block	•		
Program and erase control method	By software commands			
Software commands	4			
Error correction	None	1-bit error correctable		





Figure 28.1 E²dataFlash Block Diagram

The CPU indirectly accesses the E²dataFlash via registers E2FA, E2FI, and E2FD which are set for SFR space.

Figures 28.2 to 28.8 show E²dataFlash associated registers.



- 1. Set the PRC41 bit in the PRCR4 register to 1 (write enabled) before rewriting this register.
- 2. Once this bit is set to 1, it should be set to 0 after the RDY bit in the E2FS0 register becomes 1 (ready).
- 3. When this bit is set to 1, the module stops ongoing operations to enter its initial state. However, the registers are not initialized.
- 4. When the MRS bit in the VRCR register is 1 (main regulator stopped), or when the FEW bit in the FMCR register is 1 (CPU rewrite mode), this bit should not be set to 1.
- 5. In this mode, any write access results in the E2FI register being set to 00F3h (read commands).

Figure 28.2 E2FM Register




Figure 28.3 E2FC Register




Figure 28.4 E2FS0 Register




Figure 28.5 E2FS1 Register




Figure 28.6 E2FA Register




Figure 28.7 E2FI Register




Figure 28.8 E2FD Register

28.2 Block Configuration

The E^2 dataFlash consists of 32 bytes x 256 blocks of flash memory when ECC is disabled, and 16 bytes x 256 blocks when ECC is enabled (refer to Figure 28.9 for details).




Figure 28.9 E²dataFlash Memory Configuration

28.3 Operational Procedures

Figures 28.10 to 28.13 show the read, program, block erase, and clear status operational procedures. Follow the procedures to operate each.




Figure 28.10 Read Operation




Figure 28.11 Program Operation




Figure 28.12 Block Erase Operation




Figure 28.13 Clear Status Operation

28.4 Note on E²dataFlash

When the FEW bit in the FMCR register is 1 (CPU rewrite mode), do not set the EWM bit in the E2FM register to 1 (program or erase enabled).

29. Electrical Characteristics

Table 29.1 Absolute Maximum Ratings (1)

Symbol	Characteristic		Condition	Value	Unit
V _{CC}	Supply volta	age	$V_{CC} = AV_{CC}$	-0.3 to 6.0	V
AV _{CC}	Analog supp	oly voltage	$V_{CC} = AV_{CC}$	-0.3 to 6.0	V
Vı	Input voltage	XIN, RESET, CNVSS, NSD, V _{REF} , P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7		-0.3 to V _{CC} + 0.3	V
Vo	Output voltage	XOUT, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7		-0.3 to V _{CC} + 0.3	V
P _d	Power cons	umption	T _a = 25°C	500	mW
_	Operating to	emperature range		-40 to 125	°C
T _{stg}	Storage tem	perature range		-65 to 150	°C

Note:

 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 29.2 Operating Conditions (1/6) (1)

Symbol		Characteristic		Value		Unit
Symbol		Characteristic	Min.	Тур.	Max.	Onic
V_{CC}	Digital supply	voltage	3.0	5.0	5.5	V
AV _{CC}	Analog suppl	nalog supply voltage				V
V_{REF}	Reference vo	oltage	3.0		V _{CC}	V
V_{SS}	Digital groun	d voltage		0		V
AV_{SS}	Analog grour	nd voltage		0		V
dV _{CC} /dt	V _{CC} ramp up	rate (V _{CC} < 2.0 V)	0.05			V/ms
V_{IH}	_	XIN, RESET, CNVSS, NSD	0.8 × V _{CC}		V _{CC}	V
	input voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7 (2), P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	0.7 × V _{CC}		V _{CC}	V
V_{IL}	Low level	XIN, RESET, CNVSS, NSD	0		$0.2 \times V_{CC}$	V
	input voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7 (2), P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	0		0.3 × V _{CC}	V
T _{opr}	Operating	J version	-40		85	°C
	temperature	L version	-40		105	°C
	range	K version	-40	_	125	°C

- 1. The device is operationally guaranteed under these operating conditions.
- 2. V_{IH} and V_{IL} for P8_7 are specified for P8_7 as a programmable port. These values are not applicable for P8_7 as XCIN.

Table 29.3 Operating Conditions (2/6)

(V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and $T_a = T_{opr}$, unless otherwise noted) ⁽¹⁾

Symbol	Characteristic		\	/alue ⁽²	2)	Unit
Symbol			Min.	Тур.	Max.	Offic
C _{VDC}	Decoupling capacitance for voltage regulator	Inter-pin voltage: 1.5 V	2.4		10.0	μF

- 1. The device is operationally guaranteed under these operating conditions.
- 2. This value should be met with due consideration to the following conditions: operating temperature, DC bias, aging, etc.

Table 29.4 Operating Conditions (3/6) $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$ (1)

Symbol		Characteristic		Value		
Syllibol		Characteristic	Min.	Тур.	Max.	Unit
I _{OH(peak)}	peak output	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			-10.0	mA
I _{OH} (avg)	average output	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			-5.0	mA
I _{OL} (peak)	peak output	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			10.0	mA
I _{OL} (avg)	average output	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			5.0	mA

- 1. The device is operationally guaranteed under these operating conditions.
- 2. The following conditions should be satisfied:
 - \bullet The sum of $I_{OL(peak)}$ of ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14, and P15 is 80 mA or less.
 - \bullet The sum of $I_{OL(peak)}$ of ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 is 80 mA or less.
 - \bullet The sum of $I_{\mbox{OH(peak)}}$ of ports P0, P1, P2, and P11 is -40 mA or less.
 - \bullet The sum of $I_{OH(peak)}$ of ports P8_6, P8_7, P9, P10, P14, and P15 is -40 mA or less.
 - The sum of I_{OH(peak)} of ports P3, P4, P5, P12, and P13 is -40 mA or less.
 - The sum of I_{OH(peak)} of ports P6, P7, and P8_0 to P8_4 is -40 mA or less.
- 3. Average value within 100 ms.

Table 29.5 Operating Conditions (4/6) $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$ (1)

Cumahal	Characteristic		Value			
Symbol	Characteristic	Min.	Тур.	Max.	Unit	
f _(XIN)	Main clock oscillator frequency	4		8	MHz	
f _(XRef)	Reference clock frequency	2		4	MHz	
f _(PLL)	PLL clock oscillator frequency	96		144	MHz	
f _(Base)	Base clock frequency			64	MHz	
t _{c(Base)}	Base clock cycle time	15.625			ns	
f _(CPU)	CPU operating frequency			64	MHz	
t _{C(CPU)}	CPU clock cycle time	15.625			ns	
f _(BCLK)	Peripheral bus clock operating frequency			32	MHz	
t _{C(BCLK)}	Peripheral bus clock cycle time	31.25			ns	
f _(PER)	Peripheral clock source frequency			32	MHz	
f _(XCIN)	Sub clock oscillator frequency		32.768	50	kHz	

1. The device is operationally guaranteed under these operating conditions.




Figure 29.1 Clock Cycle Time

Table 29.6 Operating Conditions (5/6) $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$ (1, 2)

Symbol		Characteristic		Value			Unit
Symbol		Characteristic	Condition	Min.	Тур.	Max.	Offic
I _{IC(H)}	High input injection current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_5, P7_7, P8_0 to P8_5, P9_1, P9_3 to P9_6, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I > V _{CC}			2	mA
I _{IC(L)}	Low input injection current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_5, P7_7, P8_0 to P8_5, P9_1, P9_3 to P9_6, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I < V _{SS}			-2	mA
$\Sigma I_{IC} $	Total injection	n current				20	mA

- 1. The device is operationally guaranteed under these operating conditions.
- 2. These conditions are applicable when each port is designated as input.

Table 29.7 Operating Conditions (6/6) $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$ (1)

Symbol	Characteristic			Value			
Syllibol	Onaracteristic		Min.	Тур.	Max.	Unit	
$V_{r(VCC)}$	Allowable ripple voltage	V _{CC} = 5.0 V			0.5	Vp-p	
		V _{CC} = 3.0 V			0.3	Vp-p	
dV _{r(VCC)} /dt	Ripple voltage gradient	V _{CC} = 5.0 V			±0.3	V/ms	
		V _{CC} = 3.0 V			±0.3	V/ms	
f _{r(VCC)}	Allowable ripple frequency				10	kHz	

1. The device is operationally guaranteed under these operating conditions.




Figure 29.2 Ripple Waveform

Table 29.8 Electrical Characteristics of Flash Memory $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and Ta} = T_{opr}, \text{ unless otherwise noted})$

Symbol	Characteristic			Value		Unit
Syllibol	Gharacteristic		Min.	Тур.	Max.	Offic
_	Program/erase cycles (1)	Program area	1000			Cycles
		Data area	10000			Cycles
_	4-word program time	Program area		150	900	μs
		Data area		300	1700	μs
_	Lock bit program time	Program area		70	500	μs
		Data area		140	1000	μs
_	Block erasure time	4-Kbyte block		0.12	3.0	S
		32-Kbyte block		0.17	3.0	S
		64-Kbyte block		0.20	3.0	S
_	Data retention ⁽²⁾	$T_a = 55^{\circ}C^{(3, 4)}$	20			Years

1. Program/erase definition

This value represents the number of erasures per block.

When the number of program/erase cycles is n, each block can be erased n times.

For example, if a 4-word write is performed in 512 different addresses in the 4-Kbyte block A and then the block is erased, this is counted as a single program/erase operation.

However, the same address cannot be written to more than once per erasure (overwrite disabled).

- 2. Data retention includes periods when no supply voltage is applied and no clock is provided.
- 3. This data retention includes 3000 hours in $T_a = 125$ °C and 7000 hours in $T_a = 85$ °C.
- 4. Contact a Renesas Electronics sales office for data retention times other than the above condition.

Table 29.9 Electrical Characteristics of E²dataFlash (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Symbol	Characteristic			Unit		
Symbol			Min.	Тур.	Max.	Offic
	Program/erase cycles (1)		100000			Cycles
_	Word program time			100	2000	μs
	Block erasure time	32 byte block		15	200	ms
t_{PS}	Flash memory circuit start-up stabilization time			35	50	μs
	Data retention (2)	$T_a = 55^{\circ}C^{(3,4)}$	20			Years

1. Program/erase definition

This value represents the number of erasure per block.

When the number of program/erase cycles is n, each block can be erased n times.

For example, if a word write is performed in 16 different addresses in a block and then the block is erased, this is counted as a single program/erase operation. However, the same address cannot be written to more than once per erasure (overwrite disabled).

- 2. Data retention includes periods when no supply voltage is applied and no clock is provided.
- 3. This data retention includes 3000 hours in T_a = 125°C and 7000 hours in T_a = 85°C.
- 4. Contact a Renesas Electronics sales office for data retention times other than the above condition.

Table 29.10 Power Supply Circuit Timing Characteristics $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$

Symbol	Characteristic	Measurement	Value			Unit
	Characteristic	Condition	Min.	Тур.	Max.	Oill
\(\alpha\)	Internal power supply start-up stabilization time after the main power supply is turned on				2	ms




Figure 29.3 Power Supply Circuit Timing

Table 29.11 Electrical Characteristics of Voltage Regulator for Internal Logic ($V_{CC} = 3.0$ to 5.5 V, $V_{SS} = 0$ V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol	Characteristics	Measurement		Value		Unit
		Condition	Min.	Тур.	Max.	Offic
V_{VDC1}	Output voltage			1.5		V

Table 29.12 Electrical Characteristics of Low Voltage Detector (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Symbol	Characteristics	Measurement		Unit		
Symbol	Characteristics	Condition	Min.	Тур.	Max.	Offic
∆Vdet	Detected voltage error				±0.2	V
Vdet(R)-Vdet(F)	Hysteresis width		0			V
_	Self-consuming current	V _{CC} = 5.0 V, low voltage detector enabled		4		μΑ
$t_{d(E-A)}$	Operation start time of low voltage detector				150	μs

Table 29.13 Electrical Characteristics of Oscillator (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Symbol	Characteristics	Measurement		Unit		
Symbol	Characteristics	Condition	Min.	Тур.	Max.	Offic
f _{SO(PLL)}	PLL clock self-oscillation frequency		35	57	80	MHz
$ \Delta f_{LOCK} $	Lock detection (1)				2	%
$ \Delta f_{UNLOCK} $	Unlock detection (1)		2			%
t _{LOCK(PLL)}	PLL lock time (2, 3)	$f_{(XRef)} = 4MHz$			1	ms
t _{jitter(p-p)}	PLL jitter period (p-p)				2.0	ns
f _(OCO)	On-chip oscillator frequency		94	125	156	kHz

- 1. This value is the deviation from target frequency.
- 2. This value is applicable only when the main clock oscillation is stable.
- 3. This value is the time until the PLF1 bit in the PLS register becomes 1.

Table 29.14 Electrical Characteristics of Clock Circuitry $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$

Symbol	Characteristics	Measurement		Unit		
	Characteristics	Condition	Min.	Тур.	Max.	Offic
t _{rec(WAIT)}	Recovery time from wait mode to low power mode				225	μs
t _{rec(STOP)}	Recovery time from stop mode (1)				225	μs

1. The recovery time from stop mode does not include the main clock oscillation stabilization time. The CPU starts operating before the oscillator is stabilized.




Figure 29.4 Clock Circuit Timing

Timing Requirements (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and Ta = T_{opr} , unless otherwise noted)

Table 29.15 Flash Memory CPU Rewrite Mode Timing

Symbol	Characteristics	Va	lue	Unit
Symbol	Characteristics	Min.	Max.	Offic
t _{cR}	Read cycle time	200		ns
t _{su(S-R)}	Chip-select setup time before read	200		ns
t _{h(R-S)}	Chip-select hold time after read	0		ns
t _{su(A-R)}	Address setup time before read	200		ns
t _{h(R-A)}	Address hold time after read	0		ns
t _{w(R)}	Read pulse width	100		ns
t _{cW}	Write cycle time	200		ns
t _{su(S-W)}	Chip-select setup time before write	0		ns
t _{h(W-S)}	Chip-select hold time after write	30		ns
t _{su(A-W)}	Address setup time before write	0		ns
t _{h(W-A)}	Address hold time after write	30		ns
$t_{W(W)}$	Write pulse width	50		ns




Figure 29.5 Flash Memory CPU Rewrite Mode Timing

 $V_{CC} = 5 V$

Table 29.16 Electrical Characteristics (1/3) $(V_{CC} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_a = T_{opr}, \text{ and } f_{(CPU)} = 64 \text{ MHz}, \text{ unless otherwise noted)}$

Symbol		Characteristic	Measurement	Va	alue		Unit
Symbol		Characteristic	Condition	Min.	Тур.	Max.	Offic
V _{OH}		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	I _{OH} = -5 mA	V _{CC} - 2.0		V _{CC}	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	I _{OH} = -200 μA	V _{CC} - 0.3		V _{CC}	V
V _{OL}	Low level output voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	I _{OL} = 5 mA			2.0	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	I _{OL} = 200 μA			0.45	V

Table 29.17 Electrical Characteristics (2/3) $(V_{CC} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_a = T_{opr}, \text{ and } f_{(CPU)} = 64 \text{ MHz}, \text{ unless otherwise noted)}$

Symbol	Characteristic		Measurement	Value			Unit
Symbol		Characteristic	Condition	Min.	Тур.	Max.	Offic
V _{T+} - V _{T-}	Hysteresis	NMI, INTO to INT8, KIO to KI3, TAOIN to TA4IN, TAOOUT to TA4OUT, TBOIN to TB5IN, CTSO to CTS4, CLK0 to CLK4, RXD0 to RXD4, SCL0 to SCL2, SDA0 to SDA2, SSO to SS2, SRXD0 to SRXD2, ADTRG, IIO0_0 to IIO0_7, IIO1_0 to IIO1_7, IIO2_0 to IIO2_7, IIO3_0 to IIO3_7, UD0A, UD0B, UD1A, UD1B, SCSO to SCS2, SSCK0 to SSCK2, SSI0 to SSI2, SSO0 to SSO2, LIN0_0IN to LIN0_3IN, LIN1_0IN to LIN1_3IN, CAN0IN to CAN2IN, CAN0WU to CAN2WU		0.2		1.0	>
		RESET		0.2		1.8	V
I _{IH}	High level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I = 5 V			1.0	μА
I _I L	Low level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I = 0 V			-1.0	μА
R _{PULLUP}	Pull-up resistor	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I = 0 V	30	50	170	kΩ
R _{fXIN}	Feedback resistor	XIN			1.5		ΜΩ
R _{fXCIN}	Feedback resistor	XCIN			15		МΩ

Table 29.18 Electrical Characteristics (3/3) $(V_{CC} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$

Symbol	Characterist	Meas	surement Condition		Value		Unit
3,	ic			Min.	Тур.	Max.	5.11
I _{cc}	Power supply current	In single-chip mode, output pins are left open and others are connected to V _{SS}	$f_{(CPU)}$ = 64 MHz, $f_{(BCLK)}$ = 32 MHz, $f_{(XIN)}$ = 8 MHz, Active: XIN, PLL, Stopped: XCIN, OCO		43	70	mA
		XIN-XOUT Drive strength: low	f _(CPU) = f _{SO(PLL)} /24 MHz, Active: PLL (self-oscillation), Stopped: XIN, XCIN, OCO		7		mΑ
		XCIN-XCOUT Drive strength: low	$f_{(CPU)} = f_{(BCLK)} = f_{(XIN)}/256 \text{ MHz},$ $f_{(XIN)} = 8 \text{ MHz},$ Active: XIN, Stopped: PLL, XCIN, OCO		1.2		mA
		f _(CPU) = f _(BCLK) = 32.768 kHz, Active: XCIN, Stopped: XIN, PLL, OCO, Main regulator: shutdown		220		μΑ	
			f _(CPU) = f _(BCLK) = f _(OCO) /4 kHz, Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown		230		μΑ
			$\begin{split} &f_{(CPU)} = f_{(BCLK)} = f_{(XIN)}/256 \text{ MHz}, \\ &f_{(XIN)} = 8 \text{ MHz}, \\ &Active: XIN, \\ &Stopped: PLL, XCIN, OCO, \\ &T_a = 25^{\circ}\text{C}, \text{ Wait mode} \end{split}$		960	1600	μA
			f _(CPU) = f _(BCLK) = 32.768 kHz, Active: XCIN, Stopped: XIN, PLL, OCO, Main regulator: shutdown, T _a = 25°C, Wait mode		8	140	μA
			$f_{(CPU)} = f_{(BCLK)} = f_{(OCO)}/4 \text{ kHz},$ Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown, $T_a = 25^{\circ}\text{C}$, Wait mode		10	150	μÆ
			Stopped: all clocks, Main regulator: shutdown, T _a = 25°C		5	70	μÆ
			Stopped: all clocks, Main regulator: shutdown, T _a = 85°C			400	μΑ
			Stopped: all clocks, Main regulator: shutdown, T _a = 105°C			1200	μΑ
			Stopped: all clocks, Main regulator: shutdown, T _a = 125°C			2000	μΑ

Table 29.19 A/D Conversion Characteristics ($V_{CC} = AV_{CC} = V_{REF} = 4.2$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V, $T_a = T_{opr}$, and $f_{(BCLK)} = 32$ MHz, unless otherwise noted)

Cymbol	Characteristic	Measurement Condition			Value		
Symbol	Characteristic	Weasureme	Weasurement Condition		Тур.	Max.	Unit
_	Resolution	V _{REF} = V _{CC}				10	Bits
_	Absolute error	V _{REF} = V _{CC} = 5 V	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			±3	LSB
			External op-amp connection mode			±7	LSB
INL	Integral non-linearity error	V _{REF} = V _{CC} = 5 V	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			±3	LSB
			External op-amp connection mode			±7	LSB
DNL	Differential non-linearity error					±1	LSB
_	Offset error					±3	LSB
_	Gain error					±3	LSB
R _{LADDER}	Resistor ladder	V _{REF} = V _{CC}		4		20	kΩ
t _{CONV}	Conversion time (10 bits)	ϕ_{AD} = 16 MHz, with s function	sample and hold	2.06			μs
		ϕ_{AD} = 16 MHz, withor	ut sample and hold	3.69			μs
t _{CONV}	Conversion time (8 bits)	ϕ_{AD} = 16 MHz, with s function	sample and hold	1.75			μs
		ϕ_{AD} = 16 MHz, withor function	ut sample and hold	3.06			μs
t _{SAMP}	Sampling time	φ _{AD} = 16 MHz		0.188			μs
V _{IA}	Analog input voltage			0		V_{REF}	V
ΦAD	Operating clock	Without sample and	hold function	0.25		16	MHz
	frequency	With sample and hol	d function	1		16	MHz
R _{PU(AST)}	Pull-up resistor for open- circuit detection			5	10	15	kΩ
R _{PD(AST)}	Pull-down resistor for open-circuit detection			5	10	15	kΩ

Table 29.20 D/A Conversion Characteristics ($V_{CC} = AV_{CC} = V_{REF} = 4.2$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol	Characteristic Measurement Condition		Value			Unit
Symbol	ymbol Onaracteristic Weastrement Condition	Min.	Тур.	Max.	Offic	
_	Resolution				8	Bits
_	Absolute precision				1.0	%
t _S	Settling time				3	μs
R _O	Output resistance		4	10	20	kΩ
I _{VREF}	Reference input current	See Note 1			1.5	mA

Note:

1. One D/A converter is used. The DAi register (i = 0, 1) of the other unused converter is set to 00h. The resistor ladder for the A/D converter is not considered.

Even when the VCUT bit in the AD0CON1 register is set to 0 (V_{REF} disconnected), I_{VREF} is supplied.

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.21 External Clock Input

Cymahal	Characteristic	Va	Value		
Symbol	Characteristic	Min.	Max.	Unit	
t _{C(X)}	External clock input period	125	250	ns	
t _{w(XH)}	External clock input high level pulse width	50		ns	
t _{w(XL)}	External clock input low level pulse width	50		ns	
t _{r(X)}	External clock input rise time		5	ns	
$t_{f(X)}$	External clock input fall time		5	ns	
t _w / t _c	External clock input duty	40	60	%	

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.22 Timer A Input (counting input in event counter mode)

Symbol	Characteristic		Value	
Symbol	Griaracteristic	Min.	Max.	Unit
t _{C(TA)}	TAilN input clock cycle time	200		ns
t _{W(TAH)}	TAilN input high level pulse width	80		ns
t _{w(TAL)}	TAilN input low level pulse width	80		ns

Table 29.23 Timer A Input (gating input in timer mode)

Symbol	Characteristic	Value		Unit
Symbol	Characteristic	Min.	Max.	Offic
$t_{C(TA)}$	TAilN input clock cycle time	400		ns
t _{w(TAH)}	TAilN input high level pulse width	180		ns
t _{w(TAL)}	TAilN input low level pulse width	180		ns

Table 29.24 Timer A Input (external trigger input in one-shot timer mode)

Symbol	Characteristic	Value		Unit
Symbol	Griaracteristic	Min.	Max.	Offic
$t_{C(TA)}$	TAilN input clock cycle time	200		ns
t _{W(TAH)}	TAilN input high level pulse width	80		ns
t _{w(TAL)}	TAilN input low level pulse width	80		ns

Table 29.25 Timer A Input (external trigger input in pulse-width modulation mode)

Symbol	Symbol Characteristic		Value	
Symbol	Griaracteristic	Min.	Max.	Unit
t _{w(TAH)}	TAilN input high level pulse width	80		ns
t _{W(TAL)}	TAilN input low level pulse width	80		ns

Table 29.26 Timer A Input (increment/decrement switching input in event counter mode)

Symbol	Characteristic		Value	
Symbol	Gharacteristic	Min.	Max.	Unit
t _{C(UP)}	TAiOUT input clock cycle time	2000		ns
t _{W(UPH)}	TAiOUT input high level pulse width	1000		ns
t _{W(UPL)}	TAiOUT input low level pulse width	1000		ns
t _{su(UP-TIN)}	TAiOUT input setup time	400		ns
t _{h(TIN-UP)}	TAiOUT input hold time	400		ns



Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.27 Timer B Input (counting input in event counter mode)

Symbol	Characteristic		Value	
Symbol	Characteristic	Min.	Max.	Unit
t _{c(TB)}	TBilN input clock cycle time (one edge counting)	200		ns
t _{W(TBH)}	TBilN input high level pulse width (one edge counting)	80		ns
t _{W(TBL)}	TBilN input low level pulse width (one edge counting)	80		ns
t _{C(TB)}	TBilN input clock cycle time (both edges counting)	200		ns
t _{W(TBH)}	TBilN input high level pulse width (both edges counting)	80		ns
t _{W(TBL)}	TBilN input low level pulse width (both edges counting)	80		ns

Table 29.28 Timer B Input (pulse period measure mode)

Symbol	Characteristic		Value	
Symbol	Griaracteristic	Min.	Max.	Unit
$t_{c(TB)}$	TBiIN input clock cycle time	400		ns
t _{w(TBH)}	TBilN input high level pulse width	180		ns
t _{W(TBL)}	TBilN input low level pulse width	180		ns

Table 29.29 Timer B Input (pulse-width measure mode)

Symbol	Characteristic		Value		
Symbol	Griaracteristic	Min.	Max.	Unit	
$t_{c(TB)}$	TBiIN input clock cycle time	400		ns	
t _{w(TBH)}	TBilN input high level pulse width	180		ns	
t _{W(TBL)}	TBilN input low level pulse width	180		ns	

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.30 Serial Interface

Symbol	Characteristic	Va	Unit	
Symbol	Characteristic	Min.	Max.	Offic
t _{C(CK)}	CLKi input clock cycle time	200		ns
t _{w(CKH)}	CLKi input high level pulse width	80		ns
t _{W(CKL)}	CLKi input low level pulse width	80		ns
t _{su(D-C)}	RXDi input setup time	80		ns
t _{h(C-D)}	RXDi input hold time	90		ns

Table 29.31 A/D Trigger Input

Symbol	Characteristic	Va	Unit	
Symbol	Gnaracteristic	Min.	Max.	Offic
t _{W(ADH)}	ADTRG input high level pulse width Hardware trigger input high level pulse width	$\frac{3}{\phi_{\mathrm{AD}}}$		ns
t _{W(ADL)}	ADTRG input low level pulse width Hardware trigger input high level pulse width	125		ns

Table 29.32 External Interrupt INTi Input

Cumbal	Characteristic		Value)	Unit
Symbol			Min.	Max.	Offic
t _{W(INH)}	INTi input high level pulse width (1)	Edge sensitive	250		ns
		Level sensitive	t _{C(CPU)} + 200		ns
t _{W(INL)}	INTi input low level pulse width (1)	Edge sensitive	250		ns
		Level sensitive	t _{C(CPU)} + 200		ns

Note:

1. The values are applied in case the filtering function is disabled.

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.33 Serial Bus Interface

Cymah al	Characteristic	Val	lue	- Unit	
Symbol	Characteristic	Min.	Max.		
f _(SSCK)	SSCKi frequency		4	MHz	
t _{c(SSCK)}	SSCKi clock cycle time	250		ns	
t _{w(SSCKH)}	SSCKi input high level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns	
t _{w(SSCKL)}	SSCKi input low level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns	
t _{r(SSCK)}	SSCKi input rising time		1	μs	
t _{f(SSCK)}	SSCKi input falling time		1	μs	
t _{su(SCS-SSCK)}	SCSi input setup time	t _{c(BCLK)} + 50		ns	
t _{h(SSCK-SCS)}	SCSi input hold time	t _{c(BCLK)} + 50		ns	
t _{su(SSI-SSCK)}	SSI input setup time	80		ns	
t _{h(SSCK-SSI)}	SSI input hold time	10		ns	
t _{su(SSO-SSCK)}	SSO input setup time	80		ns	
t _{h(SSCK-SSO)}	SSO input hold time	20		ns	

Switching Characteristics (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.34 Serial Interface

Symbol	Characteristic	Measurement	Va	Value	
Symbol	Characteristic	Condition	Min.	Max.	Unit
$t_{d(C-Q)}$	TXDi output delay time	Refer to		80	ns
t _{h(C-Q)}	TXDi output hold time	Figure 29.6	0		ns

Table 29.35 Serial Bus Interface

Symbol	Characteristic	Measurement	V	alue	Unit
Syllibol	Characteristic	Condition	Min.	Max.	Offic
t _{w(SSCKH)}	SSCKi output high level pulse width		$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
t _{w(SSCKL)}	SSCKi output low level pulse width		0.35 × t _{c(SSCK)}	0.6 × t _{c(SSCK)}	ns
t _{r(SSCK)}	SSCKi output rising time			20	ns
t _{f(SSCK)}	SSCKi output falling time			20	ns
t _{d(SCS-SSCK)}	SSCKi output delay time for SCSi			$0.5 \times t_{c(SSCK)} + 20$	ns
t _{d(SSCK-SCS)}	SCSi output delay time for SSCKi		0.5 × t _{c(SSCK)} - 20		ns
t _{en(SCS-SSO)}	SSOi output enable time	Refer to		$1.5 \times t_{c(BCLK)} + 100$	ns
t _{dis(SCS-SSO)}	SSOi output disable time	Figure 29.6		1.5 × t _{c(BCLK)} + 100	ns
t _{en(SCS-SSI)}	SSIi output enable time			1.5 × t _{c(BCLK)} + 100	ns
t _{dis(SCS-SSI)}	SSIi output disable time			1.5 × t _{c(BCLK)} + 100	ns
t _{d(SSCK-SSO)}	SSOi output delay time for SSCKi			30	ns
t _{d(SSCK-SSI)}	SSIi output delay time for SSCKi			85	ns
t _{rec(SCS)}	SCSi output high level period in continuous transmission			0.625 × t _{c(SSCK)}	ns

 $V_{\rm CC}$ = 3.3 V

Table 29.36 Electrical Characteristics (1/3) (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, T_a = T_{opr} , and $f_{(CPU)}$ = 64 MHz, unless otherwise noted)

Symbol		Characteristic		Value			Unit
Symbol		Characteristic	Condition	Min.	Тур.	Max.	Offic
V _{OH}	level output	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7		V _{CC} - 0.6		V _{CC}	V
V _{OL}	level	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	I _{OL} = 1 mA			0.5	V

Table 29.37 Electrical Characteristics (2/3) (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, T_a = T_{opr} , and $f_{(CPU)}$ = 64 MHz, unless otherwise noted)

Symbol	-(CFU)	Characteristic	Measurement		Value		Unit
Symbol		Characteristic	Condition	Min.	Тур.	Max.	Ullit
V _{T+} - V _{T-}	Hysteresis	NMI, INTO to INT8, KIO to KI3, TAOIN to TA4IN, TAOOUT to TA4OUT, TBOIN to TB5IN, CTSO to CTS4, CLKO to CLK4, RXDO to RXD4, SCLO to SCL2, SDAO to SDA2, SSO to SS2, SRXDO to SRXD2, ADTRG, IIOO_0 to IIOO_7, IIO1_0 to IIO1_7, IIO2_0 to IIO2_7, IIO3_0 to IIO3_7, UDOA, UDOB, UD1A, UD1B, SCSO to SCS2, SSCKO to SSCK2, SSIO to SSI2, SSOO to SSO2, LINO_0IN to LINO_3IN, LIN1_0IN to LIN1_3IN, CANOIN to CAN2IN, CANOWU to CAN2WU		0.2		1.0	V
		RESET		0.2		1.8	V
lін	High level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I = 3.3 V			1.0	μА
I _{IL}	Low level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I = 0 V			-1.0	μΑ
R _{PULLUP}	Pull-up resistor	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	V _I = 0 V	50	100	500	kΩ
R _{fXIN}	Feedback resistor	XIN			3		ΜΩ
R _{fXCIN}	Feedback resistor	XCIN			25		ΜΩ

Table 29.38 Electrical Characteristics (3/3) $(V_{CC} = 3.0 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$

Symbol	Characte	naracte	asurement Condition		Value		
Symbol	ristic	IVIE	asurement Condition	Min.	Тур.	Max.	Uni
I _{CC}	Power supply current	In single-chip mode, output pins are left open and others are connected to V _{SS}	$f_{(CPU)}$ = 64 MHz, $f_{(BCLK)}$ = 32 MHz, $f_{(XIN)}$ = 8 MHz, Active: XIN, PLL, Stopped: XCIN, OCO		43	70	mA
		XIN-XOUT Drive strength: low	f _(CPU) = f _{SO(PLL)} /24 MHz, Active: PLL (self-oscillation), Stopped: XIN, XCIN, OCO		7		mA
		XCIN-XCOUT Drive strength: low	$f_{(CPU)} = f_{(BCLK)} = f_{(XIN)}/256 \text{ MHz},$ $f_{(XIN)} = 8 \text{ MHz},$ Active: XIN, Stopped: PLL, XCIN, OCO		670		μА
			f _(CPU) = f _(BCLK) = 32.768 kHz, Active: XCIN, Stopped: XIN, PLL, OCO, Main regulator: shutdown		180		μA
			f _(CPU) = f _(BCLK) = f _(OCO) /4 kHz, Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown		190		μA
			$\begin{split} f_{(CPU)} &= f_{(BCLK)} = f_{(XIN)}/256 \text{ MHz}, \\ f_{(XIN)} &= 8 \text{ MHz}, \\ \text{Active: XIN,} \\ \text{Stopped: PLL, XCIN, OCO,} \\ T_a &= 25^{\circ}\text{C, Wait mode} \end{split}$		500	900	μА
			$\begin{split} &f_{(CPU)} = f_{(BCLK)} = 32.768 \text{ kHz}, \\ &\text{Active: XCIN,} \\ &\text{Stopped: XIN, PLL, OCO,} \\ &\text{Main regulator: shutdown,} \\ &T_a = 25^{\circ}\text{C, Wait mode} \end{split}$		8	140	μА
			f _(CPU) = f _(BCLK) = f _(OCO) /4 kHz, Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown, T _a = 25°C, Wait mode		10	150	μА
			Stopped: all clocks, Main regulator: shutdown, T _a = 25°C		5	70	μA
			Stopped: all clocks, Main regulator: shutdown, T _a = 85°C			400	μA
			Stopped: all clocks, Main regulator: shutdown, T _a = 105°C			1200	μA
			Stopped: all clocks, Main regulator: shutdown, T _a = 125°C			2000	μA

Table 29.39 A/D Conversion Characteristics ($V_{CC} = AV_{CC} = V_{REF} = 3.0$ to 3.6 V, $V_{SS} = AV_{SS} = 0$ V, $T_a = T_{opr}$, and $f_{(BCLK)} = 32$ MHz, unless otherwise noted)

O mala al	Observant a visitie	N/	and One differen		Value		1.124
Symbol	Characteristic	Measurem	ent Condition	Min.	Тур.	Max.	Unit
_	Resolution	V _{REF} = V _{CC}				10	Bits
_	Absolute error	V _{REF} = V _{CC} = 3.3 V	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			±5	LSB
			External op-amp connection mode			±7	LSB
INL	Integral non-linearity error	$V_{REF} = V_{CC} = 3.3 V$	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			±5	LSB
			External op-amp connection mode			±7	LSB
DNL	Differential non- linearity error	$V_{REF} = V_{CC} = 3.3 \text{ V}$				±1	LSB
_	Offset error					±3	LSB
_	Gain error					±3	LSB
R _{LADDER}	Resistor ladder	$V_{REF} = V_{CC}$		4		20	kΩ
t _{CONV}	Conversion time (10 bits)	ϕ_{AD} = 10 MHz, with sample and hole	d function	3.3			μs
t _{CONV}	Conversion time (8 bits)	ϕ_{AD} = 10 MHz, with sample and hole	d function	2.8			μs
t _{SAMP}	Sampling time	φ _{AD} = 10 MHz		0.3			μs
V _{IA}	Analog input voltage			0		V_{REF}	V
ϕ_{AD}	Operating clock	Without sample and	hold function	0.25		10	MHz
	frequency	With sample and ho	ld function	1		10	MHz
R _{PU(AST)}	Pull-up resistor for open-circuit detection			5	10	15	kΩ
R _{PD(AST)}	Pull-down resistor for open-circuit detection			5	10	15	kΩ

$$V_{CC}$$
 = 3.3 V

Table 29.40 D/A Conversion Characteristics ($V_{CC} = AV_{CC} = V_{REF} = 3.0$ to 3.6 V, $V_{SS} = AV_{SS} = 0$ V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol	Characteristic	Measurement Condition		Value		
Syllibol	Characteristic	Weasurement Condition	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute precision				1.0	%
t _S	Settling time				3	μs
R _O	Output resistance		4	10	20	kΩ
I _{VREF}	Reference input current	See Note 1			1.0	mA

Note:

1. One D/A converter is used. The DAi register (i = 0, 1) of the other unused converter is set to 00h. The resistor ladder for the A/D converter is not considered.

Even when the VCUT bit in the AD0CON1 register is set to 0 (V_{REF} disconnected), I_{VREF} is supplied.

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.41 External Clock Input

Symbol	Characteristic	Va	Value U	Unit
	Characteristic	Min.		Offic
t _{C(X)}	External clock input period	125	250	ns
t _{w(XH)}	External clock input high level pulse width	50		ns
t _{w(XL)}	External clock input low level pulse width	50		ns
t _{r(X)}	External clock input rise time		5	ns
$t_{f(X)}$	External clock input fall time		5	ns
t _w / t _c	External clock input duty	40	60	%

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.42 Timer A Input (counting input in event counter mode)

Symbol	Characteristic	Value Min. Max.	Unit	
	Characteristic		Offic	
t _{c(TA)}	TAilN input clock cycle time	200		ns
t _{w(TAH)}	TAilN input high level pulse width	80		ns
t _{w(TAL)}	TAilN input low level pulse width	80		ns

Table 29.43 Timer A Input (gating input in timer mode)

Symbol	Characteristic	Value Min. Max.	Unit	
	Griaracteristic		Max.	Offic
t _{c(TA)}	TAilN input clock cycle time	400		ns
t _{w(TAH)}	TAilN input high level pulse width	180		ns
t _{w(TAL)}	TAilN input low level pulse width	180		ns

Table 29.44 Timer A Input (external trigger input in one-shot timer mode)

Symbol	Characteristic	Value		Unit
	Characteristic	Min. Max.		
$t_{c(TA)}$	TAilN input clock cycle time	200		ns
t _{w(TAH)}	TAilN input high level pulse width	80		ns
t _{w(TAL)}	TAilN input low level pulse width	80		ns

Table 29.45 Timer A Input (external trigger input in pulse-width modulation mode)

Symbol	Characteristic	Va	lue	Unit
	Gridi acteristic	Min. Max.	Offic	
t _{w(TAH)}	TAilN input high level pulse width	80		ns
t _{w(TAL)}	TAilN input low level pulse width	80		ns

Table 29.46 Timer A Input (increment/decrement switching input in event counter mode)

Symbol	Characteristic	Value Min. Max.	Unit	
	Characteristic		Max.	Utill
t _{c(UP)}	TAiOUT input clock cycle time	2000		ns
t _{w(UPH)}	TAiOUT input high level pulse width	1000		ns
t _{w(UPL)}	TAiOUT input low level pulse width	1000		ns
t _{su(UP-TIN)}	TAiOUT input setup time	400		ns
t _{h(TIN-UP)}	TAiOUT input hold time	400		ns



Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.47 Timer B Input (counting input in event counter mode)

Symbol	Characteristic	Value Min. Max.	Unit	
	Griaracteristic		Offic	
t _{c(TB)}	TBiIN input clock cycle time (one edge counting)	200		ns
t _{w(TBH)}	TBilN input high level pulse width (one edge counting)	80		ns
t _{w(TBL)}	TBilN input low level pulse width (one edge counting)	80		ns
t _{c(TB)}	TBiIN input clock cycle time (both edges counting)	200		ns
t _{w(TBH)}	TBilN input high level pulse width (both edges counting)	80		ns
t _{w(TBL)}	TBilN input low level pulse width (both edges counting)	80		ns

Table 29.48 Timer B Input (pulse period measure mode)

Symbol	Characteristic	Value Min. Max.	Unit	
	Griaracteristic		Max.	Offic
t _{c(TB)}	TBiIN input clock cycle time	400		ns
t _{w(TBH)}	TBilN input high level pulse width	180		ns
t _{w(TBL)}	TBiIN input low level pulse width	180		ns

Table 29.49 Timer B Input (pulse-width measure mode)

Symbol	Characteristic	Value Min. Max.	Unit	
	Gridi acteristic		Offic	
$t_{c(TB)}$	TBiIN input clock cycle time	400		ns
t _{w(TBH)}	TBilN input high level pulse width	180		ns
t _{w(TBL)}	TBilN input low level pulse width	180		ns

$$V_{CC}$$
 = 3.3 V

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.50 Serial Interface

Symbol	Characteristic	Value Min. Max.	Unit	
	Characteristic		Offic	
t _{c(CK)}	CLKi input clock cycle time	200		ns
t _{w(CKH)}	CLKi input high level pulse width	80		ns
t _{w(CKL)}	CLKi input low level pulse width	80		ns
t _{su(D-C)}	RXDi input setup time	80		ns
t _{h(C-D)}	RXDi input hold time	90		ns

Table 29.51 A/D Trigger Input

Symbol	Characteristic	Value		Unit	
	Griaracteristic	Min. Max.	Offic		
t _{w(ADH)}	ADTRG input high level pulse width Hardware trigger input high level pulse width	$\frac{3}{\phi_{AD}}$		ns	
t _{w(ADL)}	ADTRG input low level pulse width Hardware trigger input high level pulse width	125		ns	

Table 29.52 External Interrupt INTi Input

Symbol	Characteristic		Value		Unit	
Symbol	Symbol		Min.	Max.	Offic	
t _{w(INH)}	INTi input high level pulse width (1)	Edge sensitive	250		ns	
		Level sensitive	t _{C(CPU)} + 200		ns	
$t_{W(INL)}$	INTi input low level pulse width (1)	Edge sensitive	250		ns	
		Level sensitive	t _{C(CPU)} + 200		ns	

Note:

1. The values are applied in case filtering function is disabled.

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.53 Serial Bus Interface

Symbol	Oh ava ata viatia	Va	11	
	Characteristic	Min.	Max.	Unit
f _(SSCK)	SSCKi frequency		4	MHz
t _{c(SSCK)}	SSCKi clock cycle time	250		ns
t _{w(SSCKH)}	SSCKi input high level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
t _{w(SSCKL)}	SSCKi input low level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
t _{r(SSCK)}	SSCKi input rising time		1	μs
t _{f(SSCK)}	SSCKi input falling time		1	μs
t _{su(SCS-SSCK)}	SCSi input setup time	t _{c(BCLK)} + 50		ns
t _{h(SSCK-SCS)}	SCSi input hold time	t _{c(BCLK)} + 50		ns
t _{su(SSI-SSCK)}	SSI input setup time	100		ns
t _{h(SSCK-SSI)}	SSI input hold time	10		ns
t _{su(SSO-SSCK)}	SSO input setup time	100		ns
t _{h(SSCK-SSO)}	SSO input hold time	20		ns

Switching Characteristics (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 29.54 Serial Interface

Symbol	Characteristic	Measurement Condition	Value		Unit
			Min.	Max.	Offic
t _{d(C-Q)}	TXDi output delay time	Refer to		80	ns
t _{h(C-Q)}	TXDi output hold time	Figure 29.6	0		ns

Table 29.55 Serial Bus Interface

Symbol	Characteristic	Measurement	Value		
	Characteristic	Condition	Min.	Max.	Unit
t _{w(SSCKH)}	SSCKi output high level pulse width		$0.35 \times t_{c(SSCK)}$	0.6 × t _{c(SSCK)}	ns
t _{w(SSCKL)}	SSCKi output low level pulse width		$0.35 \times t_{c(SSCK)}$	0.6 × t _{c(SSCK)}	ns
t _{r(SSCK)}	SSCKi output rising time			35	ns
t _{f(SSCK)}	SSCKi output falling time			35	ns
t _{d(SCS-SSCK)}	SSCKi output delay time for SCSi			$0.5 \times t_{c(SSCK)} + 40$	ns
t _{d(SSCK-SCS)}	SCSi output delay time for SSCKi	Refer to	$0.5 \times t_{c(SSCK)} - 40$		ns
t _{en(SCS-SSO)}	SSOi output enable time	Figure 29.6		$1.5 \times t_{c(BCLK)} + 100$	ns
t _{dis(SCS-SSO)}	SSOi output disable time			1.5 × t _{c(BCLK)} + 100	ns
t _{en(SCS-SSI)}	SSIi output enable time			$1.5 \times t_{c(BCLK)} + 100$	ns
t _{dis(SCS-SSI)}	SSIi output disable time			$1.5 \times t_{c(BCLK)} + 100$	ns
t _{d(SSCK-SSO)}	SSOi output delay time for SSCKi			50	ns
t _{d(SSCK-SSI)}	SSIi output delay time for SSCKi			120	ns
t _{rec(SCS)}	SCSi output high level period in continuous transmission			0.625 × t _{c(SSCK)}	ns




Figure 29.6 Switching Characteristic Measurement Circuit




Figure 29.7 External Clock Input Timing




Figure 29.8 Timing of Peripherals




Figure 29.9 Timing of Serial Bus Interface

30. Usage Notes

30.1 Notes on Board Designing

30.1.1 Power Supply Pins

The board should be designed so there is no potential difference between pins with the same name. Note the following points:

- Connect all VSS pins to the same GND. Traces for the pins should be as wide as physically possible so the same voltage can be applied to every VSS pin.
- Connect all VCC pins to the same power supply. Traces for the pins should be as wide as physically possible so the same voltage can be applied to every VCC pin.

Insert a capacitor between each VCC pin and the VSS pin to prevent operation errors due to noise. The capacitor should be beneficially effective at high and low frequencies and should have a capacitance of approximately 0.1 μ F. The traces for the capacitor and the power supply pins should be as short and wide as physically possible.

30.1.2 Supply Voltage

The device is operationally guaranteed under operating conditions specified in electrical characteristics.

Drive the RESET pin low before the supply voltage becomes lower than the recommended value.



30.2 Notes on Register Setting

30.2.1 Registers with Write-only Bits

Read-modify-write instructions cannot be used when setting a register containing write-only bits. Read-modify-write instructions read a value of an address, modify the value, and write the modified value to the same address. Table 30.1 lists read-modify-write instructions, and Table 30.2 lists registers containing write-only bits. To set a new value by modifying the previous one, write the previous value into RAM as well as to the register, change the contents of the RAM and then transfer the new value to the register by the MOV instruction.

Table 30.1 Read-modify-write Instructions

Function	Mnemonic
Transfer	MOVDir
Bit processing	BCLR, BMCnd, BNOT, BSET, BTSTC, and BTSTS
Shifting	ROLC, RORC, ROT, SHA, and SHL
Arithmetic operation	ABS, ADC, ADCF, ADD, ADSF, DEC, DIV, DIVU, DIVX, EXTS, EXTZ, INC, MUL, MULU, NEG, SBB, and SUB
Decimal operation	DADC, DADD, DSBB, and DSUB
Floating-point operation	ADDF, DIVF, MULF, and SUBF
Logical operation	AND, NOT, OR, and XOR

Table 30.2 Registers with Write-only Bits

Module	Register	Symbol	Address	
Watchdog timer	Watchdog timer start register	WDTS	04404Eh	
Timer A	Timer A0 register (1)	TA0	0347h-0346h	
	Timer A1 register (1)	TA1	0349h-0348h	
	Timer A2 register (1)	TA2	034Bh-034Ah	
	Timer A3 register (1)	TA3	034Dh-034Ch	
	Timer A4 register (1)	TA4	034Fh-034Eh	
	Increment/decrement select register	UDF	0344h	
Three-phase motor	Timer B2 interrupt generating frequency set	ICTB2	030Dh	
	counter			
control timers	Timer A1-1 register	TA11	0303h-0302h	
	Timer A2-1 register	TA21	0305h-0304h	
	Timer A4-1 register	TA41	0307h-0306h	
	Timer A1 mirror register	TA1M	0221h-0220h	
	Timer A2 mirror register	TA2M	0225h-0224h	
	Timer A4 mirror register	TA4M	0229h-0228h	
	Timer A1-1 mirror register	TA11M	0223h-0222h	
	Timer A2-1 mirror register	TA21M	0227h-0226h	
	Timer A4-1 mirror register	TA41M	022Bh-022Ah	
	Dead time timer	DTT	030Ch	
Serial interface	UART0 bit rate register	U0BRG	0369h	
	UART1 bit rate register	U1BRG	02E9h	
	UART2 bit rate register	U2BRG	0339h	
	UART3 bit rate register	U3BRG	01E1h	
	UART4 bit rate register	U4BRG	01E9h	
	UART0 transmit buffer register	U0TB	036Bh-036Ah	
	UART1 transmit buffer register	U1TB	02EBh-02EAh	
	UART2 transmit buffer register	U2TB	033Bh-033Ah	
	UART3 transmit buffer register	U3TB	01E3h-01E2h	
	UART4 transmit buffer register	U4TB	01EBh-01EAh	
CAN module	CAN0 receive FIFO pointer control register	C0RFPCR	047F49h	
	CAN0 transmit FIFO pointer control register	C0TFPCR	047F4Bh	
	CAN1 receive FIFO pointer control register	C1RFPCR	047B49h	
	CAN1 transmit FIFO pointer control register	C1TFPCR	047B4Bh	
	CAN2 receive FIFO pointer control register	C2RFPCR	047749h	
	CAN2 transmit FIFO pointer control register	C2TFPCR	04774Bh	

Note:

1. The register has write-only bits in one-shot timer mode and pulse-width modulation mode.

30.3 Notes on Clock Generator

30.3.1 Sub Clock

30.3.1.1 Oscillator Constant Matching

The constant matching of the sub clock oscillator should be evaluated in both cases when the drive strength is high and low.

Contact the oscillator manufacturer for details on the oscillation circuit constant matching.

30.3.2 Power Control

Do not switch the base clock source until the oscillation of the clock to be used has stabilized. However, this does not apply to the on-chip oscillator since it starts running immediately after the CM31 bit in the CM3 register is set to 1.

To switch the base clock source from the PLL clock to a low speed clock, use the MOV.L or OR.L instruction to set the BCS bit in the CCR register to 1.

- Program example in assembly language
 OR.L #80h, 0004h
- Program example in C language asm("OR.L #80h, 0004h");

30.3.2.1 Stop Mode

• To exit stop mode using a reset, apply a low signal to the RESET pin until the main clock oscillation stabilizes.

30.3.2.2 Suggestions for Power Saving

The following are suggestions to reduce power consumption when programming or designing systems.

- I/O pins:
- If inputs are floating, both transistors may be conducting. Set unassigned pins to input mode and connect each of them to VSS via a resistor, or set them to output mode and leave them open.
- · A/D converter:
- When not performing the A/D conversion, set the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). To perform the A/D conversion, set the VCUT bit to 1 (VREF connected) and wait at least 1 µs before starting conversion.
- D/A converter:
- When not performing the D/A conversion, set the DAiE bit in the DACON register (i = 0, 1) to 0 (output disabled) and the DAi register to 00h.
- Peripheral clock stop:
- When entering wait mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop the peripheral clock source. However, this setting does not stop the fC32.

30.4 Notes on Interrupts

30.4.1 ISP Setting

The interrupt stack pointer (ISP) is initialized to 00000000h after a reset. Set a value to the ISP before an interrupt is accepted, otherwise the program may go out of control. A multiple of 4 should be set to the ISP, which enables faster interrupt sequence due to less memory access.

When using NMI, in particular, since this interrupt cannot be disabled, set the PM24 bit in the PM2 register to 1 (NMI enabled) after setting the ISP at the beginning of the program.

30.4.2 NMI

- NMI cannot be disabled once the PM24 bit in the PM2 register is set to 1 (NMI enabled). This bit setting should be done only when using NMI.
- When the PM24 bit in the PM2 register is 1 (NMI enabled), the P8_5 bit in the P8 register is enabled just for monitoring the NMI pin state. It is not enabled as a general port.

30.4.3 External Interrupts

- The input signal to the INTi pin requires the pulse width specified in the electrical characteristics (i = 0 to 8). If the pulse width is narrower than the specification, an external interrupt may not be accepted.
- When the effective level or edge of the INTi pin (i = 0 to 8) is changed by the following bits: bits POL, LVS in the INTilC register, the IFSR0i bit (i = 0 to 5) in the IFSR0 register, and the IFSR1j bit (j = i 6; i = 6 to 8) in the IFSR1 register, the corresponding IR bit may become 1 (interrupt requested). When setting the above mentioned bits, preset bits ILVL2 to ILVL0 in the INTilC register to 000b (interrupt disabled). After setting the above mentioned bits, set the corresponding IR bit to 0 (no interrupt requested), then rewrite bits ILVL2 to ILVL0.
- The interrupt input signals to pins INT6 to INT8 are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTIIC register (i = 0 to 8), IFSR0i bit (i = 0 to 5) in the IFSR0 register, and the IFSR1j bit (j = i 6; i = 6 to 8) in the IFSR1 register.

30.5 Notes on DMAC

30.5.1 DMAC-associated Register Settings

• Set DMAC-associated registers while bits MDi1 and MDi0 in the DMDi register are 00b (DMA transfer disabled) (i = 0 to 3). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure. This procedure also applies when rewriting bits UDAi, USAi, and BWi1 and BWi0 in the DMDi register.

- When rewriting the DMAC-associated registers while DMA transfer is enabled, stop the peripherals that can be DMA triggers so that no DMA transfer request is generated, then set bits MDi1 and MDi0 in the DMDi register of the corresponding channel to 00b (DMA transfer disabled).
- Once a DMA transfer request is accepted, DMA transfer cannot be disabled even if setting bits MDi1 and MDi0 in the DMDi register to 00b (DMA transfer disabled). Do not change the settings of any DMAC-associated registers other than bits MDi1 and MDi0 until the DMA transfer is completed.
- After setting registers DMiSL and DMiSL2, wait at least six peripheral bus clocks to set bits MDi1 and MDi0 in the DMDi register to 01b (single transfer) or 11b (repeat transfer).

30.5.2 Reading DMAC-associated Registers

 Use the following read order to sequentially read registers DMiSL and DMiSL2: DM0SL, DM1SL, DM2SL, and DM3SL DM0SL2, DM1SL2, DM2SL2, and DM3SL2



30.6 Notes on Timers

30.6.1 Timer A and Timer B

All timers are stopped after a reset. To restart timers, configure parameters such as operating mode, count source, and counter value, then set the TAiS bit or TBjS bit in the TABSR or TBSR register to 1 (count starts) (i = 0 to 4; i = 0 to 5).

The following registers and bits should be set while the TAiS bit or TBjS bit is 0 (count stops):

- Registers TAiMR and TBjMR
- UDF register
- Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- TRGSR register

30.6.2 Timer A

30.6.2.1 Timer Mode

• While the timer counter is running, the TAi register indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TAi register is set while the timer counter is stopped.

30.6.2.2 Event Counter Mode

While the timer counter is running, the TAi register indicates a counter value at any given time.
 However, FFFFh is read if the timer counter underflows or 0000h if overflows while reloading is in progress. A set value is read if the TAi register is set while the timer counter is stopped.

30.6.2.3 One-shot Timer Mode

- If the TAiS bit in the TABSR register is set to 0 (count stops) while the timer counter is running, the following operations are performed:
 - The timer counter stops and the setting value of the TAi register is reloaded.
 - A low signal is output at the TAiOUT pin.
 - The IR bit in the TAilC register becomes 1 (interrupts requested) after one CPU clock cycle.
- The one-shot timer is operated by an internal count source. When the trigger is an input to the TAilN pin, the signal is output with a maximum one count source clock delay after a trigger input to the TAilN pin.
- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done:
 - Select one-shot timer mode after a reset.
 - Switch operating modes from timer mode to one-shot timer mode.
 - Switch operating modes from event counter mode to one-shot timer mode.
- If a retrigger occurs while counting, the timer counter decrements by one, reloads the setting value of the TAi register, and then continues counting. To generate a retrigger while counting, wait at least one count source cycle after the last trigger is generated.
- When an external trigger input is selected to start counting in timer A one-shot mode, do not provide an external retrigger for 300 ns before the timer counter reaches 0000h. Otherwise, it may stop counting.



30.6.2.4 Pulse-width Modulation Mode

• The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done (i = 0 to 4):

- Select pulse-width modulation mode after a reset.
- Switch operating modes from timer mode to pulse-width modulation mode.
- Switch operating modes from event counter mode to pulse-width modulation mode.
- If the TAiS bit in the TABSR register is set to 0 (count stops) while PWM pulse is output, the following operations are performed:
 - The timer counter stops.
 - The output level at the TAiOUT pin changes from high to low. The IR bit becomes 1.
 - When a low signal is output at the TAiOUT pin, it does not change. The IR bit does not change, either.



30.6.3 Timer B

30.6.3.1 Timer Mode and Event Counter Mode

• While the timer counter is running, the TBj register indicates a counter value at any given time (j = 0 to 5). However, FFFFh is read while reloading is in progress. When a value is set to the TBj register while the timer counter is stopped, if the TBj register is read before the count starts, the set value is read.

30.6.3.2 Pulse Period/Pulse-width Measure Mode

- To set the MR3 bit in the TBjMR register to 0 (no overflow), write the TBjMR register after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed while the TBjS bit in the TABSR or TBSR register is 1 (start counter).
- Use the IR bit in the TBjIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt handler.
- The counter value is undefined when the timer counter starts. Therefore, the timer counter may overflow before a measured pulse is applied on the initial valid edge and cause a timer Bj interrupt request to be generated.
- When the measured pulse is applied on the initial valid edge after the timer counter starts, an
 undefined value is transferred to the reload register. At this time, a timer Bj interrupt request is not
 generated.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the TBjMR register after the timer counter starts. However, if the same value is rewritten to bits MR1 and MR0, the IR bit does not change.
- Pulse width is continuously measured in pulse-width measure mode. Whether the measurement result is high-level width or not is determined by a program.
- When an overflow occurs at the same time a pulse is applied on the valid edge, this pulse is not recognized since an interrupt request is generated only once. Do not let an overflow occur in pulse period measure mode.
- In pulse-width measure mode, determine whether an interrupt source is a pulse applied on the valid edge or an overflow by reading the port level in the timer Bj interrupt handler.



30.7 Notes on Three-phase Motor Control Timers

30.7.1 Shutdown

• When a low signal is applied to the $\overline{\text{NMI}}$ pin with the following bit settings, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled).

30.7.2 Register Setting

• Do not write to the TAi1 register before and after timer B2 underflows (i = 1, 2, 4). Before writing to the TAi1 register, read the TB2 register to verify that sufficient time remains until timer B2 underflows. Then, immediately write to the TAi1 register so no interrupt handling is performed during this write procedure. If the TB2 register indicates little time remains until the underflow, write to the TAi1 register after timer B2 underflows.



30.8 Notes on Serial Interface

30.8.1 Changing the UiBRG Register (i = 0 to 4)

• Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When these bits are changed, the UiBRG register must be set again.

When a clock is input immediately after the UiBRG register is set to 00h, the counter may become
FFh. In this case, it requires extra 256 clocks to reload 00h to the register. Once 00h is reloaded,
the counter performs the operation without dividing the count source according to the setting.

30.8.2 Synchronous Serial Interface Mode

30.8.2.1 Selecting an External Clock

- If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register is 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge), or while the external clock is held low when the CKPOL bit is 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge) (i = 0 to 4):
 - The TE bit in the UiC1 register is 1 (transmission enabled).
 - The RE bit in the UiC1 register is 1 (reception enabled). This bit setting is not required when only transmitting.
 - The TI bit in the UiC1 register is 0 (data held in the UiTB register).

30.8.2.2 Receive Operation

- In synchronous serial interface mode, the transmit/receive clock is controlled by the transmit control circuit. Set UARTi-associated registers for a transmit operation, even if the MCU is used only for receive operation (i = 0 to 4). Dummy data is output from the TXDi pin while receiving when the TXDi pin is set to output mode.
- When data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data held in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). In this case, the UiRB register becomes undefined. If an overrun error occurs, the IR bit in the SiRIC register does not change to 1.

30.8.3 Special Mode 1 (I²C Mode)

• To generate a START condition, STOP condition, or repeated START condition, set the STSPSEL bit in the UiSMR4 register to 0 (i = 0 to 2). Then, wait at least a half clock cycle of the transmit/ receive clock to change the condition generate bits (STAREQ, RSTAREQ, or STPREQ bit) from 0 to 1.



30.8.4 Reset Procedure on Communication Error

Operations which result in communication errors such as rewriting function select registers during transmission/reception should not be performed. Follow the procedure below to reset the internal circuit once the communication error occurs in the following cases: when the operation above is performed by a receiver or transmitter or when a bit slip is caused by noise.

A. Synchronous Serial Interface Mode

- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled) (i = 0 to 4).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

B. UART Mode

- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit character length), 101b (UART mode, 8-bit character length), or 110b (UART mode, 9-bit character length).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

30.9 Notes on A/D Converter

30.9.1 Notes on Designing Boards

• Three capacitors should be placed between the AVSS pin and pins such as AVCC, VREF, and analog inputs (AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, and AN15_0 to AN15_7) to avoid erroneous operations caused by noise or latchup, and to reduce conversion errors. Figure 30.1 shows an example of pin configuration for A/D converter.




Figure 30.1 Pin Configuration for the A/D Converter

- Do not use AN_4 to AN_7 for analog input if the key input interrupt is to be used. Otherwise, a key input interrupt request occurs when the A/D input voltage becomes VIL or lower.
- When AVCC = VREF = VCC, A/D input voltage for pins AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1 should be VCC or lower.

30.9.2 Notes on Programming

 The following registers should be written while A/D conversion is stopped. That is, before a trigger occurs: AD0CON0 (except the ADST bit), AD0CON1, AD0CON2, AD0CON3, AD0CON4, and AD0CON5.

- When the VCUT bit in the AD0CON1 register is changed from 0 (VREF connected) to 1 (VREF disconnected), wait for at least 1 µs before starting A/D conversion. When not performing A/D conversion, set the VCUT bit to 0 to reduce power consumption.
- Set the port direction bit for the pin to be used as an analog input pin to 0 (input). Set the ASEL bit of the corresponding port function select register to 1 (port is used as A/D input).
- When the TRG bit in the AD0CON0 register is 1 (external trigger or hardware trigger), set the corresponding port direction bit (PD9_7 bit) for the ADTRG pin to 0 (input).
- The ϕ AD frequency should be 16 MHz or lower when VCC is 4.2 to 5.5 V, and 10 MHz or lower when VCC is 3.0 to 4.2 V. It should be 1 MHz or higher when the sample and hold function is enabled. If not, it should be 250 kHz or higher.
- When A/D operating mode (bits MD1 and MD0 in the AD0CON0 register or the MD2 bit in the AD0CON1 register) has been changed, reselect analog input pins by setting bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register.
- If the AD0i register is read when the A/D converted result is stored to the register, the stored value may have an error (i = 0 to 7). Read the AD0i register after A/D conversion is completed. In one-shot mode or single sweep mode, read the AD0i register after the IR bit in the AD0IC register becomes 1 (interrupt requested). In repeat mode, repeat sweep mode 0, or repeat sweep mode 1, an interrupt request can be generated each time A/D conversion is completed when the DUS bit in the AD0CON3 register is 1 (DMAC operating mode enabled). Similar to the other modes above, read the AD00 register after the IR bit in the AD0IC register becomes 1 (interrupt requested).
- When an A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0, the converted result is undefined. In addition, the unconverted AD0i register may also become undefined. Consequently, the AD0i register should not be used just after A/D conversion is halted.
- External triggers cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD00 register by a program.
- While in single sweep mode, if A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion is stopped), an interrupt request may be generated even though the sweep is not completed. To halt A/D conversion, disable interrupts before setting the ADST bit to 0.

30.10 Note on Serial Bus Interface

30.10.1 Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode

30.10.1.1 Accessing SBI Associated Registers

To read the SBI associated registers (44F06h to 44F2Fh), insert at least three instructions after writing to the registers.

• An example of inserting at least three instructions

Program example MOV.B #00h, 44F0Bh; Set the SS0ER register to 00h.

NOP NOP

MOV.B 44F0Bh, R0L



30.11 Notes on Flash Memory Rewriting

30.11.1 Note on Power Supply

 Keep the supply voltage constant within the range specified in the electrical characteristics while a rewrite operation on the flash memory is in progress. If the supply voltage goes beyond the guaranteed value, the device cannot be guaranteed.

30.11.2 Note on Hardware Reset

• Do not perform a hardware reset while a rewrite operation on the flash memory is in progress.

30.11.3 Note on Flash Memory Protection

• If an ID code written in an assigned address has an error, any read/write operation on the flash memory in standard serial I/O mode is disabled.

30.11.4 Notes on Programming

- Do not set the FEW bit in the FMCR register to 1 (CPU rewrite mode) in low speed mode or low power mode.
- When the EWM bit in the E2FM register is 1 (program or erase enabled), do not set the FEW bit in the FMCR register to 1.
- The program, block erase, lock bit program, and protect bit program are interrupted by an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt. If any of the software commands above are interrupted, erase the corresponding block and then execute the same command again. If the block erase command is interrupted, the lock bit and protect bit values become undefined. Therefore, disable the lock bit, and then execute the block erase command again.

30.11.5 Notes on Interrupts

- EW0 mode
 - To use interrupts assigned to the relocatable vector table, the vector table should be addressed in RAM space.
 - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.
 - Instructions BRK, INTO, and UND, which refer to data on the flash memory, cannot be used in this mode.
- EW1 mode
 - Interrupts assigned to the relocatable vector table should not be accepted during program or block erase operation.
 - The watchdog timer should not be used in count source protect mode. The watchdog timer interrupt should not be generated.
 - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the EWM bit in the FMR0 register to 1 (EW1 mode) and the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.



30.11.6 Notes on Rewrite Control Program

- EW0 mode
 - If the supply voltage drops during the rewrite operation of blocks having the rewrite control program, the rewrite control program may not be successfully rewritten, and the rewrite operation itself may not be performed. In this case, perform the rewrite operation by serial programmer or parallel programmer.
- EW1 mode
 - Do not rewrite blocks having the rewrite control program.

30.11.7 Notes on Number of Program/Erase Cycles and Software Command Execution Time

• The time to execute software commands (program, block erase, lock bit program, and protect bit program) increases as the number of program/erase cycles increases. If the number of program/erase cycles exceeds the endurance value specified in the electrical characteristics, it may take an unpredictable amount of time to execute the software commands. The wait time for executing software commands should be set much longer than the execution time specified in the electrical characteristics.

30.11.8 Other Notes

- The minimum values of program/erase cycles specified in the electrical characteristics are the maximum values that can guarantee the initial performance of the flash memory. The program/erase operation may still be performed even if the number of program/erase cycles exceeds the guaranteed values.
- Chips repeatedly programmed and erased for debugging should not be used for commercial products.




30.12 Note on E²dataFlash

When the FEW bit in the FMCR register is 1 (CPU rewrite mode), do not set the EWM bit in the E2FM register to 1 (program or erase enabled).



Appendix 1. Package Dimensions



INDEX		CORFCR to C2RFCR	
		CORFPCR to C2RFPCR	
Numerics		CORIC to C2RIC	
		COSTR to C2STR	
4-wire Serial Bus Mode	398	C0TCR to C2TCR	
Wile Condi Bae Wede		C0TECR to C2TECR	
Α		C0TFCR to C2TFCR	
^		COTFPCR to C2TFPCR	
4.0	10	C0TIC to C2TIC	
A0		C0TSR to C2TSR	
A1		C0WIC to C2WIC	
A2		C1FIDCR0, C1FIDCR1	
A3		C1MB0 to C1MB31	
AD00 to AD07		C1MCTL0 to C1MCTL31	
ADOCONO		C1MKR0 to C1MKR7	
ADOCON1		C2FIDCR0, C2FIDCR1	
ADOCON2		C2MB0 to C2MB31	
ADOCON3		C2MCTL0 to C2MCTL31	
ADOCON4		C2MKR0 to C2MKR7	453
ADOCON5		Carry Flag	
ADOIC		CCR	106
Address Register	16	CM0	107
		CM1	108
В		CM2	108
		CM3	109
B Flag	17	CPSRF	110
BCN0IC to BCN2IC	151	CRCD	327
BRK Instruction Interrupt	142	CRCIN	328
BRK2 Instruction Interrupt	142		
		D	
С			
		D Flag	
C Flag		DA0, DA1	
C0AFSR to C2AFSR		DACON	326
C0BCR to C2BCR		Data Register	
C0CLKR to C2CLKR		DCR0 to DCR3	18, 180
C0CSSR to C2CSSR			
C0CTLR to C2CTLR	478	DCT0 to DCT3	•
0001211000201211			•
COECSR to C2ECSR	446	DCT0 to DCT3	18, 181
	446 487	DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag	18, 181 18, 181 16
C0ECSR to C2ECSR	446 487 151	DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3	18, 181 18, 181 16
C0ECSR to C2ECSR	446 487 151 480	DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag	18, 181 18, 181 16 151
C0ECSR to C2ECSR C0EIC to C2EIC C0EIER to C2EIER		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC	18, 181 18, 181 16 151 175
COECSR to C2ECSR		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL	18, 181 18, 181 16 151 175 176
COECSR to C2ECSR		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0SL2 to DM3SL2	18, 181 18, 181 16 151 175 176 er 18
COECSR to C2ECSR COEIC to C2EIC COEIER to C2EIER COEIFR to C2EIFR COFIDCRO, COFIDCR1 COFRIC to C2FRIC		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0SL2 to DM3SL2 DMA Destination Address Regist	18, 181 18, 181 16 151 175 176 er 18
COECSR to C2ECSR COEIC to C2EIC COEIER to C2EIER COEIFR to C2EIFR COFIDCRO, C0FIDCR1 COFRIC to C2FRIC COFTIC to C2FTIC		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0SL2 to DM3SL2 DMA Destination Address Regist DMA Mode Register	18, 181 18, 181 16 151 175 176 er 18 d Register 18 18
COECSR to C2ECSR COEIC to C2EIC COEIER to C2EIER COEIFR to C2EIFR COFIDCRO, COFIDCR1 COFRIC to C2FRIC COFTIC to C2FTIC COMBO to COMB31		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0SL2 to DM3SL2 DMA Destination Address Regist DMA Mode Register DMA Source Address Register	18, 181 18, 181 16 151 175 176 er 18 d Register 18 18
COECSR to C2ECSR COEIC to C2EIC COEIER to C2EIER COEIFR to C2EIFR COFIDCRO, COFIDCR1 COFRIC to C2FRIC COFTIC to C2FTIC COMBO to COMB31 COMCTLO to COMCTL31		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0 Destination Address Regist DMA Destination Address Reload DMA Source Address Reload Re	18, 181 16, 151 175 176 er 18 d Register 18 18 18 gister 18
COECSR to C2ECSR COEIC to C2EIC COEIER to C2EIER COEIFR to C2EIFR COFIDCRO, COFIDCR1 COFRIC to C2FRIC COFTIC to C2FTIC COMBO to COMB31 COMCTLO to C0MCTL31 COMIER to C2MIER		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0SL2 to DM3SL2 DMA Destination Address Regist DMA Destination Address Reload DMA Mode Register DMA Source Address Reload Re DMA Source Address Reload Re DMA Terminal Count Register	18, 181 18, 181 16 175 176 er 18 d Register 18 18 18 gister 18
COECSR to C2ECSR COEIC to C2EIC COEIER to C2EIER COEIFR to C2EIFR COFIDCRO, COFIDCR1 COFRIC to C2FRIC COFTIC to C2FTIC COMBO to COMB31 COMCTLO to COMCTL31 COMIER to C2MIER COMKIVLR to C2MKIVLR COMKRO to COMKR7		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0SL2 to DM3SL2 DMA Destination Address Regist DMA Destination Address Reload DMA Mode Register DMA Source Address Reload Re DMA Terminal Count Register DMA Terminal Count Reload Reg	18, 181 18, 181 16 175 176 er 18 d Register 18 18 gister 18 gister 18 gister 18
COECSR to C2ECSR COEIC to C2EIC COEIER to C2EIER COEIFR to C2EIFR COFIDCRO, COFIDCR1 COFRIC to C2FRIC COFTIC to C2FTIC COMBO to COMB31 COMCTLO to COMCTL31 COMIER to C2MIER COMKIVLR to C2MKIVLR		DCT0 to DCT3 DDA0 to DDA3 DDR0 to DDR3 Debug Flag DM0IC to DM3IC DM0SL to DM3SL DM0SL2 to DM3SL2 DMA Destination Address Regist DMA Destination Address Reload DMA Mode Register DMA Source Address Reload Re DMA Source Address Reload Re DMA Terminal Count Register	18, 181 18, 181 16 175 176 er 18 d Register 18 18 gister 18 gister 18 jister 18 18

DSR0 to DSR3 18, 18	G1POCR0 to G1POCR7	344
DTT24		343
DVCR10		
	G1TPR6, G1TPR7	
E	G2PO0 to G2PO7	
_	G2POCR0 to G2POCR7	
F0F4 F3	OOTMO 1- OOTM7	
E2FA	007140704 00714077	
E2FC	007000	
E2FD		
E2FI 57	00000004-0000007	
E2FIC	00TM0 to 00TM7	
E2FM 57	0.7740004 00774007	
E2FS057	007000 007007	
E2FS1 57	6 GSTPRO, GSTPR7	343
F	Н	
	Hardware Interrupt	112
Fast Interrupt	,	143
FB	_	
FBPM0	-	
FBPM1 55		
FBPM2 55	S .	
FEBC55		
Fixed-point Designation Bit 1		
Flag Register1		
FLG 1		
Floating-point Overflow Flag 1		
Floating-point Rounding Mode 1	7 IFS2	533
Floating-point Underflow Flag 1	7 IFS5	534
FMCR 54	l9 IFS6	535
FMR0 55	51 IFS7	535
FMR1 55		
FMSR055		
FO Flag1	7 IIO0IC to IIO11IC	151
FPR0 55	51 IIO0IE to IIO11IE	167
Frame Base Register1	6 IIO0IR to IIO11IR	166
FU Flag 1	7 INT Instruction Interrupt	142
	INT0IC to INT8IC	152
G	INTB	16
•	Interrupt Control Register	151
G0BCR0 to G3BCR034	Interrupt Enable Flag	17
G0BCR1 to G3BCR134		152
GOBT to GSBT	''	
G0FE to G3FE	hat a mark O a annua a a	
G0FS to G3FS	latamust Otaala Daintan	
G0PO0 to G0PO7	··	
G0POCR0 to G0POCR7		
	INITEO	
GOPSCR to G3PSCR	NITE 4	
GOSDR to GOSDR	INTEO	
GOTMODO to GOTMODO	IN TOP	
G0TMCR0 to G0TMCR7	11.00	
G0TPR6, G0TPR7	10.00	
G1PO0 to G1PO7 3/	[5 INVOI	∠∪/

IOBC		Р	
IPL			
ISP	16	P0 to P15	
		P0_0S to P0_7S	
K		P10_0S to P10_7S	
		P1_0S to P1_7S	515
KUPIC	151	P11_0S to P11_7S	525
		P12_0S to P12_7S	526
L		P13_0S to P13_7S	527
_		P14_3S to P14_6S	528
L0_0IC to L0_3IC, L1_0IC to L1	31€ 151	P15_0S to P15_7S	529
L0BRG, L1BRG		P2_0S to P2_7S	
LOBRK, L1BRK		P3_0S to P3_7S	
		P4_0S to P4_7S	
L0BRP0, L1BRP0		P5_0S to P5_7S	
L0BRP1, L1BRP1		P6 0S to P6 7S	
LOCW, L1CW		P7_0S to P7_7S	
L0DB1 to L0DB8, L1DB1 to L1D		P8_0S to P8_4S, P8_6S, P8_7S .	
LOEST, L1EST		P9_0S to P9_7S	
LOIDB, L1IDB		PBC	
L0LDIC, L1LDIC		PC	
L0MD0, L1MD0		PCR	
L0MD1, L1MD1			
L0RFC, L1RFC		PD0 to PD15	
LOSC, L1SC	418	Peripheral Interrupt	
LOSPC, L1SPC	416	PLC0	
L0ST, L1ST	419	PLC1	
L0TC, L1TC	419	PLS	
L0WUP, L1WUP	414	PM0	
Low Voltage Detection Interrupt	102, 143	PM2	
Low Voltage Detector		PM3	112
LVDC		PRCR	137
		PRCR2	138
М		PRCR3	138
IAI		PRCR4	139
Manual ala lata munt	4.44	Processor Interrupt Priority Level .	17, 150
Maskable Interrupt		Program Counter	16
MOD	192	PRR	140
		PUR0	536
N		PUR1	536
		PUR2	537
NMI (Non Maskable Interrupt)	143	PUR3	
Non-maskable Interrupt	141	PUR4	
0		R	
O Flog	17		
O Flag		R2R0	
OFS		R3R1	
ONSF		R6R4	16
Oscillator Stop Detection Interru	•	R7R5	
Overflow Flag		Register Bank Select Flag	17
Overflow Interrupt	142	Register Saving	157
		RIPL1, RIPL2	154, 189
		RND	17

S	U
9	U

S Flag 16	U Flag	17
SORIC to S4RIC 151	U0BRG to U4BRG	264
S0TIC to S4TIC 151	U0C0 to U2C0	258
Save Flag Register 18	U0C1 to U2C1	260
Save PC Register 18	U0MR to U2MR	256
SB 16	U0RB to U2RB	265
Serial Bus Interface	U0SMR to U2SMR	261
Sign Flag 16	U0SMR2 to U2SMR2	262
Single-step Interrupt 143	U0SMR3 to U2SMR3	263
Software Interrupt142	U0SMR4 to U2SMR4	264
SP16	U0TB to U4TB	265
Special Interrupt 143	U34CON	261
SS0CRH to SS2CRH	U3C0, U4C0	259
SS0CRL to SS2CRL	U3C1, U4C1	260
SS0ER to SS2ER	U3MR, U4MR	257
SS0IC to SS2IC	U3RB, U4RB	266
SS0MR to SS2MR 378, 379	UDF	205
SS0MR2 to SS2MR2	Undefined Instruction Interrupt	142
SS0RDR to SS2RDR	User Stack Pointer	16
SS0SR to SS2SR	USP	16
SS0TDR to SS2TDR 383		
Stack Pointer 16	V	
Stack Pointer Select Flag17		
Static Base Register 16	VCT	18
SVF18	Vector Register	18
SVP18	VRCR	
Synchronous Serial Communication Mode 39	91	
	W	
T		
	Watchdog Timer Interrupt	143
TA0 to TA4		
TA0IC to TA4IC151	WDK	
TA0MR to TA4MR 204, 210, 213, 216, 218		
TA1, TA2, TA4, TA11, TA21, TA41 244		
TA1M, TA11M, TA2M, TA21M, TA4M, TA41M	X	
245	^	
TA1MR, TA2MR, TA4MR246	VOD to V1ED	220
TABSR204, 222, 247	X0R to X15R XYC	
TB0 to TB5221	ATC	330
TB0IC to TB5IC 151	V	
TB0MR to TB5MR 221, 224, 226, 229	Υ	
TB2242		
TB2MR242	Y0R to Y15R	331
TB2SC243		
TBECKS	Z	
TBSR222		
TCSPR 109, 208	Z Flag	16
TRGSR207, 247	Zero Flag	16

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

D	Dete		Description
Rev.	Date	Page	Summary
1.01	Sep 30, 2009		Initial release
1.03	Feb 16, 2010	_	Second edition released
	,		This manual in general
			Added a question mark to the sentence in diamond-shaped boxes
			of flowcharts (under Chapters 23, 27, and 28)
			About This Manual
		_	Changed "Shortsheet" row in 1. Purpose and Target User to
			"Datasheet"-associated descriptions
			Chapter 7. Clock Generator
		_	Made minor text modifications to this chapter
		108	Modified description for Note 3 of CM1 register in Figure 7.4
		127	Updated procedures for entering wait mode in 7.7.2.2
		130	 Updated procedures for entering stop mode in 7.7.3.1
			Chapter 10. Interrupts
		_	Made minor text modifications to this chapter
			Chapter 11. Watchdog Timer
		170	Changed bit name "Watchdog Timer Prescaler Select Bit" in Figure
			11.5 to "Watchdog Timer On-chip Oscillator Prescaler Select Bit"
			Chapter 12. DMAC
		_	Made minor text modifications to this chapter
		176	Modified description "IFSR0 register" in line 2 of Note 1 for Table
			12.3 to "IFSR1 register"
			Chapter 13. DMACII
		191	Modified the following typos in lines 9 and 10 of 13.3.1:
			"001FFFFFh" to "01FFFFFFh", "00200000h" to "02000000h", and
			"0000000h" to "FE000000h"
			Chapter 15. Timers
		_	Made minor text modifications to this chapter
			Chapter 17. Serial Interface
		_	Made minor text modifications to this chapter
		255	• Modified expression "7 (, 8, and 9) -bit transfer data" for "Function"
			of UiMR register in Figure 17.4 to "7 (, 8, and 9) -bit character
		065	length" Modified description "(i = 0 to 2)" for "Transport/receive clock" in
		265	• Modified description "(i = 0 to 2)" for "Transmit/receive clock" in Table 17.2 to "(i = 0 to 4)"
		270, 279	• Deleted description "(i = 0 to 4)" from subsection B in 17.1.1 and
		210, 219	17.2.2, respectively
		287	Modified descriptions "UART transmit/UART receive interrupt" in (3)
		201	of Figure 17.30 to "transmit/receive interrupt"
			Chapter 18. A/D Converter
		_	Made minor text modifications to this chapter
		305	Modified description for Note 5 of AD0CON3 register in Figure 18.5
		307	Modified description for Notes 1 and 4 of AD0i register in Figure
		557	18.8
		308-314	Modified descriptively Tables 18.2 to 18.8
		330 J 17	and documentary rando rota to rota

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Davi	Dete		Description
Rev.	Date	Page	Summary
		321	Added description to the ninth bullet point of 18.3.2
			Chapter 23. Serial Bus Interface
		371	• Changed the following expressions in Table 23.2 : "Transmit starting
			conditions" to "Transmit start conditions" and "Receive starting
			conditions" to "Receive start conditions"
			Chapter 24. LIN Module
		_	Made minor text modifications to this chapter
		407	Modified bit name "Channel i Input Signal Low Detection Flag" in
			Figure 24.3 to "Channel i Input Signal Low Detection Interrupt Flag"
		411	Added description "or LIN operation mode" to Note 1 for LiWUP
			register in Figure 24.9
		418	• Corrected a typo: "L0DB0" in the title of Figure 24.18 to "L0DB1"
		433	Changed descriptions for some steps and Note 2 in Figure 24.30
			Chapter 25. CAN Module
			Made minor text modifications to this chapter
		448	• Corrected a typo "(b23-22)" for CiBCR register in Figure 25.4 to
		140	"(b23-b22)"
		454	• Changed "*" as multiplication sign in Table 25.4 to "x"
		459	Modified register name "CANi Message Control Register" in the title
		400	of 25.1.9 to "CANi Message Control Register j"
		468	Corrected a typo "TFE bit in the CiTFPCR register" in line 3 of
		400	25.1.13 to "TFE bit in the CiTFCR register"
		476	Modified description "CAFSR register" in lines 2 to 3 of 25.1.18 to
			"CiAFSR register"
			Chapter 26. I/O Pins
		_	Made minor text modifications to this chapter
		512, 515,	Modified description "IIOi_j output" for bits PSEL2 to PSEL0 in
		516, 522-	Figures 26.4, 26.7, 26.8, 26.14 to 26.16, and 26.18 to "IlOi output"
		524, 526	3 , ,
		512, 515-	• Modified description "Serial bus k output" for bits PSEL2 to PSEL0
		518, 523	in Figures 26.4, 26.7 to 26.10, and 26.15 to "SBIk output"
		531	Changed bit name "Serial Bus i Input Pin Switch Bit" in Figure 26.22
			to "SBIi Input Pin Switch Bit" and respective Notes
		534	Modified bit name "P7 2 and P7 3 Pull-Up Control Bit" in Figure
			26.27 to "P7_0 to P7_3 Pull-Up Control Bit"
			Chapter 27. Flash Memory
		_	Made minor text modifications to this chapter
		569	• Modified description "erase operation" in the first bullet point of EW1
			mode in 27.6.5 to "block erase operation"
			Chapter 29. Electrical Characteristics
		589	Added two measurement conditions to Table 29.13
		595	Changed expression "Sample time" for "Characteristic" of "t _{SAMP} "
			in Table 29.19 to "Sampling time"
			Chapter 30. Usage Notes
			Made minor text modifications to this chapter
		629	Added description to the ninth bullet point of 30.9.2
		029	Added description to the fillith bullet point of 30.3.2

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev. Date			Description	
Nev.	Date	Page	Summary	
		631	Modified description "erase operation" in the first bullet point of EW1 mode in 30.11.5 to "block erase operation"	
1.10	Oct 26, 2010		Third edition released	
			This manual in general	
		_	Applied new Renesas templates and formats to the manual	
			 Changed company name to "Renesas Electronics Corporation" and changed related descriptions due to business merger of Renesas Technology Corporation and NEC Electronics Corporation (under Chapters 1 and 29) Modified expressions "version J", "version L", and "version K" to "J version", "L version", and "K version", respectively (under Chapters 	
			1 and 29)	
			Chapter 1. Overview	
		_	Modified wording and enhanced description in this chapter	
		2	• Modified "re-oscillation detection" in Table 1.1 to "restart detection"	
		4	Completed all "under development" phases in Table 1.3	
		7	• Revised Figure 1.3	
		12	Modified expression "fC" in Table 1.8 to "low speed clocks"	
			Chapter 2. CPU	
		_	Modified wording and enhanced description in this chapter	
		05 00 04	Chapter 4. SFRs	
		25, 28, 31	Changed register name "Group i Timer Measurement Prescaler Register" in Tables 4.6, 4.9, and 4.12 to "Group i Time Measurement Prescaler Register"	
		32	Modified expression "XY Control Register" in Table 4.13 to "X-Y Control Register"	
		34	Changed register name "UART2 Transmission/Receive Mode Register" in Table 4.15 to "UART2 Transmit/Receive Mode Register"; Changed hexadecimal format of reset values for registers TABSR, ONSF, and TRGSR to binary	
		45	Changed register name "External Interrupt Source Select Register i" in Table 4.26 to "External Interrupt Request Source Select Register i"	
		64, 78, 92	 Modified register names "CANi Reception Error Count Register" and "CANi Transmission Error Count Register" in Tables 4.45, 4.59, and 4.73 to "CANi Receive Error Count Register" and "CANi Transmit Error Count Register", respectively 	
			Chapter 5. Resets	
		_	Modified wording and enhanced description in this chapter	
		93	• Changed expression "operating level" in (2) of B in 5.1 to "operating voltage"	
			Chapter 6. Power Management	
		_	Modified wording and enhanced description in this chapter	
		97	Modified descriptions "main clock oscillator active" and "PLL clock oscillator active" in Note 2 of Figure 6.2 to "main clock oscillator enabled" and "PLL oscillator enabled"	

D	D-4:		Description
Rev.	Date	Page	Summary
		100	Modified bit name of VDEN bit in Figure 6.4 to "Low Voltage"
			Detector Enable Bit"
		100, 102	• Modified function description of VDEN bit in Figure 6.4 and in line 2
			of 6.2.1 to "low voltage detector disabled" when it is 0 and "low
			voltage detector enabled" when it is 1
			Chapter 7. Clock Generator
		_	Made minor text modifications to this chapter
			Modified function descriptions of bits CM05 and CM10 to the
			following: "main clock oscillator enabled", "main clock oscillator
			disabled", "PLL oscillator enabled", and "PLL oscillator disabled"
		105	Modified expression "fC" in Figure 7.1 to "Low speed clock"; Modified "low speed clock" associated items.
		100	Modified "low speed clock" associated items
		106	 Deleted the last sentence from Note 2 in Figure 7.2; Added description for bit settings to Note 6
		107	 Modified expression "fC" in Figure 7.3 to "low speed clock"; Modified Note 2; Added Note 7
		108	 Modified bit name of CM10 bit in Figure 7.4 descriptively; Added Note 4
		109	Added description to Note 1 in Figure 7.6
		111	Added Note 6 to Figure 7.9
		112	Added description to Note 1 in Figure 7.10
		116	 Changed SEO bit name and its function description in Figure 7.15 Added Note 1 to Figure 7.16
		119	Added description of stopping main clock to lines 6 to 7 of 7.2.1
		121, 129,	• Modified expression "fC" in line 1 of 7.6 to "Low speed clocks" and
		132	"fC" in Tables 7.3, 7.4, and 7.6 to "low speed clock", respectively
		122	Revised the entire paragraph of 7.7
		123	Revised 7.7.1 entirely
		125-127	• Moved Figures 7.18 to 7.20 into 7.7.1
		125	 Corrected a typo "f(XPLL)" in the third row of Figure 7.18 to "f(PLL)"; Deleted Note 4
		126	• Corrected a typo "CM0 = 1" in the fifth row of Figure 7.19 to "CM05 = 1"; Deleted Note 3
		127	• Corrected "CM31 = 1" in the first row and "CM10 = 0" for "Low speed mode" in the second row of Figure 7.20 to "CM31 = 0" and "CM10 = 1", respectively; Deleted Note 3
		129	• Revised 7.7.2.4
		130	Added Note 1 to Table 7.5
		131	Modified description in line 1 of 7.7.3
		132	• Added interrupt numbers 0 to 63 to line 2 of 7.7.3.3 as factors of
			exiting stop mode
			Added usage condition to "External interrupt" in Table 7.7
			Chapter 9. Protection
		_	Changed title of each sub chapter of this chapter

Rev.	Date		Description
Rev.	Date	Page	Summary
			Chapter 10. Interrupts
		159	• Deleted "Bits RLVL2 to RLVL0 in the RIPL2 register" and associated
			signal lines from Figure 10.8; Changed expression "DMAC II" to
			"DMA II transfer complete"
		162	Changed function description of b0 in registers IIO0IR to IIO11IR in
			Figure 10.17; Modified description of Note 3 descriptively
		168	Revised the third bullet point of description in 10.14.3
			Chapter 11. Watchdog Timer
		170	Added Notes 1 and 2 to Figure 11.2
		171	Added Note 2 to Figure 11.3
		172	Added Note 3 to Figure 11.5
			Chapter 12. DMAC
		174	Modified expression "DMA transfer startup" in Table 12.1 to "DMA
			transfer start-up"
		187	Modified description "peripheral clocks" in the fourth bullet point of
			12.4.1 to "peripheral bus clocks"
			Chapter 15. Timers
		201	Separated signal for overflow or underflow from interrupt signal in
			Figure 15.2
		215	Corrected a typo "TA4NR" in line 3 of 15.1.3 to "TA4MR"
			Chapter 16. Three-phase Motor Control Timers
		237	Changed expressions "Timer A reload control signal is 0" and "Timer
			A reload control signal is 1" for INV13 bit in Figure 16.3 to "Timer A1
			reload control signal is 0" and "Timer A1 reload control signal is 1",
			respectively
		242	Changed bit functions of bits MR2 and MR3 for register TB2MR in
		0.40	Figure 16.8
		243	Changed function description of PWCON bit for TB2SC register in
		050	Figure 16.9
		250	• Changed description of Case 1 for "INV00 = 1, and ICTB2 = 1h" in
		050	Figure 16.18
		252	• Added description of SDE bit to 16.6.1 ; Modified text representation
			Modified "overflow" in 16.6.2 to "underflow" Chapter 17. Serial Interfese.
			Chapter 17. Serial Interface
		050	Made minor text modifications to this chapter Deleted Note 1 from Figure 17.5.
		258	• Deleted Note 1 from Figure 17.5
		262, 264	• Deleted "of the SCLi" from descriptions for bits SWC and SWC9 in in Figures 17.11 and 17.13
		264, 290	• Corrected a typo "STARREQ" in Note 3 of Figure 17.13 and line 1 of 17.3.2 to "STAREQ"
		265	Modified Note 1 in Figure 17.15
		282, 283	Changed expression "Transmit/receive clock" in Figures 17.27 and
			17.28 to "CLKi"
		292, 294,	• Modified descriptions of bit functions in the following: lines 6, 9, 10,
		298, 299	and 14 of 17.3.4 , lines 1 and 10 of 17.3.8 , line 2 of 17.4.2.1 , and line 2 of 17.4.2.2

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Davi	Data		Description
Rev.	Date	Page	Summary
		300	• Moved description in the fourth dash in 17.5.2.1 to the second dash
		301	Added new paragraph for "Reset Procedure on Communication Error" as 17.5.4
			Chapter 18. A/D Converter
		307	Modified expression "sample & hold function" in Figure 18.4 to "sample and hold function"
		310	Changed Note 3 in Figure 18.8
		324	• Corrected register name "AD0i" in the ninth bullet point of 18.3.2 to "AD00"
			Chapter 20. CRC Calculator
		327	Corrected a typo "CRC_CCITT" in line 2 of 20. CRC Calculator to "CRC-CCITT"
			Chapter 21. X-Y Conversion
		330, 331	 Changed figure titles "XiR Register" and "YjR Register" for Figures 21.2 and 21.3 to "Registers X0R to X15R" and "Registers Y0R to Y15R", respectively; Changed preposition "to" in between addresses to "-"
			Chapter 22. Intelligent I/O
		_	Made minor text modifications to this chapter
		335-338	• Changed expression "the INTO pin" in Figures 22.1 and 22.3 and "the INTO pin" in Figures 22.2 and 22.4 to "the INTO pin or the INT1 pin"
		341	 Changed expression "INTi pin" in Figure 22.7 to "INTO/INT1 pin"; Modified Note 3 descriptively
		349	Modified description of "Reset conditions" in Table 22.2
		350	• Modified expression "INTk pin" in Figure 22.17 to "the INT0/INT1 pin"; Moved "i = 0 to 3" to figure title
		351, 352	• Moved "(i = 0 to 3)" in Figures 22.18 and 22.19 to respective figure titles
			Chapter 23. Serial Bus Interface
		<u> </u>	Modified wording and enhanced description in this chapter
		371	Corrected a typo "SBUMS bit" in 23. Serial Bus Interface to "SSUMS bit"
		372, 374	Corrected typos "SSiCK pin" and "SSiRDR register" in Tables 23.1 and 23.2 to "SSCKi pin" and "SSiTDR register", respectively
		374	• Modified "SSIi (I): Data input pin" and "SSOi (O): Data output pin" in Table 23.2 to "SSIi (I/O): Data I/O pin" and "SSOi (I/O): Data I/O pin", respectively
		378	 Added description "Bits left during transmission/reception" to "Function" of bits BC2 to BC0 in Figure 23.5
		381	 Modified function descriptions of bits CE and ORER in Figure 23.8 to "Conflict error occurred" and "Overrun error occurred", respectively
		382	Modified descriptions "input/output pin" and "Input/output pin" in Figure 23.9 to "I/O pin", respectively
			Chapter 24. LIN Module
		I —	Modified wording and enhanced description in this chapter

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Day	Data		Description
Rev.	Date	Page	Summary
		406	Modified descriptions "Break dominant" and "Break delimiter" in
			Table 24.1 to "Transmit break length" and "Transmit break delimited
			length", respectively
		410	• Modified function descriptions of bits L3LD to L0LD in Figure 24.3
			to "The bit is read as the value of the LD bit in the LiST register of
			channel i"; Added Note 1
		412	 Changed Note 4 in Figure 24.7; Corrected a typo in figure title to "Registers L0MD0 and L1MD0"
		415	Modified bit names for bits BLT3 to BLT0 and bits BDT1 and BDT0
			in Figure 24.10 to "Transmit Break (Low) Length Setting Bit" and
			"Transmit Break Delimiter (High) Length Setting Bit", respectively
		418	• Corrected a typo in figure title of Figure 24.13 to "Registers L0IDB and L1IDB"
		419	• Added description to Note 1 in Figure 24.16 ; Added Note 3
		420	Added description to Note 1 in Figure 24.17
		422	• Moved "(i = 0, 1)" in Figure 24.19 to its title
		424	• Modified bits "BFTL3 to BFTL0" and "BFTD1 and BFTD0" in (1) of
			Table 24.3 to "BLT3 to BLT0" and "BDT1 and BDT0", respectively
		425, 426	• Changed (4) for "LIN Module Processing" in Tables 24.4 and 24.5
		428	• Moved "i = 0, 1" in Figure 24.23 to its figure title
		429	Corrected a typo "BPR0" in Note 1 of Table 24.6 to "BRP0"
		436	Changed order of procedure in Figure 24.30
		437	Added detecting condition to "Input signal low detection" in Table
		400	24.8
		438	Deleted j value from the title of Table 24.9 Added description to lines 24.44
		440	• Added description to lines 9 to 10 in 24.11
		441	Modified Figure 24.32Modified Figure 24.33
		441	Chapter 25. CAN Module
			Made minor text modifications to this chapter
			Changed expression "8/3 encoder" to "8-to-3 priority encoder"
		442	Modified "Table 25.1" in line 5 of 25. CAN Module to "Table 25.1"
		772	and Table 25.2"
		454	Modified Note 2 in Figure 25.6 descriptively
		458	Changed description "Setting Value" in Figure 25.8 to "Setting Range"; Modified Note 4 descriptively
		465	Modified Note 2 in Figure 25.11 descriptively
		478	Modified description in line 3 of 25.1.17
		479	• Changed expression "3/8 decoder" in Figure 25.23 to "3-to-8 decoder"; Moved "j = 0 to 31" to its figure title
		487	• Moved "(4)" from "Bit Name" to "Function" in Figure 25.28 ; Modified
		407	Note 4
		497	 Corrected a typo "CiSTR register" in the third bullet point of the third paragraph of 25.2.4 to "CiTCR register"

Revision History R32C/152 Group User's Manual: Hardware	
---	--

Dov	Data		Description
Rev.	Date	Page	Summary
			Chapter 26. I/O Pins
		525-527,	Changed expression "IIOj output" in Figures 26.14 to 26.16 and
		529	26.18 to "IIOj_i output", respectively
		534	Changed expression "serial bus i" in Figure 26.22 to "SBIi"
		538	Modified bit name "P14 1 to P14 3 Pull-Up Control Bit" in Figure
			26.29 to "P14_1 and P14_3 Pull-Up Control Bit"
			Chapter 27. Flash Memory
		544	Deleted descriptions "erase" and "by using the serial programmer"
			from "ROM Code Protection" in Table 27.3; Added "erase" to "ID
			Code Protection"; Corrected a typo "diactivate" to "deactivate"
			• Deleted description "use the serial programmer to" from line 3 of 27.2.2
		546	 Assigned "OFS" to the reserved ID code area in address FFFFFEFh in Figure 27.2; Added Note 1
		548	 Changed the following expressions in Table 27.5: "the program or the block erase command" to "the program command or the block erase command" and "the read status register command" and "the ready status register command" to "the enter read status register mode command"
			 Modified figure number "Figure 27.11" in the last line below Table 27.5 to "Figure 27.12"
		555, 557	• Changed expressions "CSO" and "A23 to A0, BC3 to BCO" in Figures 27.13 and 27.14 to "Chip select" and "Address", respectively
		572	Changed description "(erase/write enabled mode)" in the second bullet point of 27.6.4 to "(program or erase enabled)"
		573	 Changed description "program or erase" in line 1 of 27.6.7 to "program/erase"
			Chapter 28. E ² PROM Emulation Data Flash
		_	Modified wording and enhanced description in this chapter
		575	 Added description to Note 3 of Figure 28.2; Deleted description from Note 5
		577	Corrected figure title "F2FI Register" for Figure 28.7 to "E2FI Register"
		581	Modified description for EERR bit setting in Figure 28.12 to "EERR bit in the E2FS0 register is 0?"
			Chapter 29. Electrical Characteristics
		_	Changed expression "clock period" to "clock cycle time"
		592	• Changed typical and maximum values for "f _{SO(PLL)} " in Table 29.13
		594	• Changed expressions "CSO" and "A23 to A0, BC3 to BC0" in Figure 29.5 to "Chip select" and "Address", respectively
			Chapter 30. Usage Notes
		_	Made minor text modifications to this chapter
		620	Corrected a typo "trances" in the first bullet point of 30.1.1 to "traces"
		624	• Revised the third bullet point of description in 30.4.3
		027	1. Correct the time bands point of description in 30.7.3

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date		Description
Nev.	Date	Page	Summary
		625	Modified description "peripheral clocks" in the fourth bullet point of
			30.5.1 to "peripheral bus clocks"
		629	Modified text representation in 30.7.1
			Modified "overflow" in 30.7.2 to "underflow"
		630	• Moved description in the fourth dash in 30.8.2.1 to the second dash
		631	Added new paragraph for "Reset Procedure on Communication
			Error" as 30.8.4
		633	• Corrected register name "AD0i" in the ninth bullet point of 30.9.2 to "AD00"
		635	Changed description "(erase/write enabled mode)" in the second bullet point of 30.11.4 to "(program or erase enabled)"
		636	• Changed description "program or erase" in line 1 of 30.11.7 to
		333	"program/erase"
			Appendix 1. Package Dimensions
		638	Added a seating plane to the drawing of package dimension
1.20	Sep 10, 2013		Fourth edition released
120	Cop 10, 2010		This manual in general
		_	Changed document number "REJ09B0504-0110" to
			"R01UH0220EJ0120"
			Chapter 1. Overview
		_	Modified wording and enhanced description in this chapter
		1	• Modified expression "I ² C" in line 9 of 1.1 to "I ² C-bus interface"
		2	Modified expressions "calculation transfer" and "chained transfer" in
		_	Table 1.1 to "calculation result transfer" and "chain transfer",
			respectively
		8, 10	• Changed the order of timer pins for pin no. 36 in Table 1.4 and pin
			nos. 79 and 81 in Table 1.6
		13	Modified expression "I2C bus" in Table 1.9 to "I2C-bus"
			Chapter 2. CPU
		_	Modified wording and enhanced description in this chapter
		16	• Corrected a typo "R3R0" in line 3 of 2.1.1 to "R3R1"
			Chapter 3. Memory
		_	Modified wording and enhanced description in this chapter
			Chapter 4. SFRs
		25, 26, 28, 31	Changed hexadecimal format of reset values for registers GiBCR0 in Tables 4.6, 4.7, 4.9 and 4.12 to binary
		34	Changed register name "Increment/Decrement Counting Select Register" in Table 4.15 to "Increment/Decrement Select Register"
		47	• Added the missing address "044E40h" to Table 4.28
		61, 62, 75,	Changed register name "CANi Acceptance Mask Register k" in
		76, 89, 90	Tables 4.42, 4.43, 4.56, 4.57, 4.70, and 4.71 to "CANi Mask Register k"
		64, 78, 92	Corrected reset value "XXXX XX00b" for CiMSMR register in
		· , · -, •-	Tables 4.45, 4.59, and 4.73 to "0000 0000b"
			Chapter 5. Resets
		_	Modified wording and enhanced description in this chapter

|--|

			Description
Rev.	Date	Page	Summary
			Chapter 6. Power Management
			Modified wording and enhanced description in this chapter
		102	Modified description "the voltage rises above Vdet(R)" in line 7 of
			6.2.1 to "the voltage rises to or above Vdet(R)"
			Chapter 7. Clock Generator
			Modified wording and enhanced description in this chapter
		105	Added the BCS bit to Figure 7.1
		107	Modified CM03 bit name "XCIN-XCOUT Drive Power Select Bit" in
			Figure 7.3 to "XCIN-XCOUT Drive Strength Select Bit"
		108	Modified bit name of the CM15 bit "XIN-XOUT Drive Power Select
			Bit" in Figure 7.4 to "XIN-XOUT Drive Strength Select Bit": Modified
			description of Note 2
			• Modified function descriptions of CM20 bit in Figure 7.5 to "Disable
			oscillator stop detection" when it is 0 and "Enable oscillator stop
			detection" when it is 1; Corrected a typo "CM02 bit" in Note 3 to "CM20 bit"
		118	Modified the last sentence of 7.1.4
		119	• Deleted the last sentence in parenthesis in 7.2
		128	Modified descriptions in lines 1 to 3 of 7.7.2
		120	Chapter 8. Bus
			Modified wording and enhanced description in this chapter
			Chapter 9. Protection
		_	Modified wording and enhanced description in this chapter
		137	• Added IOBC to Function of the PRC1 bit in Figure 9.1 : Deleted
			description of bits PRC0 and PRC1 from Note 1
			Chapter 10. Interrupts
			Modified wording and enhanced description in this chapter
		141	Modified description of Note 1 in Figure 10.1
		142	• Modified descriptions in the second paragraph in (5) of 10.2
		144, 145,	Modified description of jump operation in 10.5, Table 10.1, and
		152	below Figure 10.4
		155	Moved description of Note 1 to (2) of 10.6.4
		156	Modified description of Note 1 of Table 10.7
		158	• Modified descriptions in lines 4 to 5 and 7 to 8 of 10.8
		165	Corrected register symbol "IIOiE" in the last line of 10.13 to "IIOiIE"
			Chapter 11. Watchdog Timer
		400	Modified wording and enhanced description in this chapter Modified description in lines 4 to 6 of 44. Corrected register symbol.
		169	 Modified description in lines 4 to 6 of 11; Corrected register symbol "WKD" in line 9 to "WDK"
			Chapter 12. DMAC
		_	Modified wording and enhanced description in this chapter
		174	Modified descriptions of timer- and UART-associated interrupt
		'/-	requests in "DMA request sources" in Table 12.1; Modified
			description "more than 00000001h" in "DMA transfer start-up" to
			"other than 0000000h"
		182	Modified descriptions in 12.1

Revision History	R32C/152 Group User's Manual: Hardware

Devi	Dete		Description
Rev.	Date	Page	Summary
			Chapter 13. DMAC II
			Modified wording and enhanced description in this chapter
			• Modified expressions "calculation transfer" and "chained transfer" to "calculation result transfer" and "chain transfer", respectively
		188	Modified description of chain transfer in Table 13.1 ; Corrected source address "FFFFFFFh" in Note 1 to "FFFFFFFFh"
			Corrected bit name "IIRLT" in the fifth bullet point of 13.1 to "IRLT"
		190, 191	 Changed expression "DMA II transfer complete interrupt vector address" in lines 3 to 4 and the seventh bullet point of 13.1.2 and Figure 13.2 to "jump address for the DMA II transfer complete interrupt handler"
		190, 193	 Modified expression "interrupt vector" in Figure 13.2 and line 1 of 13.1.4 to "interrupt vector space"
		191	Changed expression "jump address" in the seventh bullet point of 13.1.2 to "start address"
		192	Changed bit name "Transfer Number Set Bit" in Figure 13.3 to "Number of Transfers Setting Bit"
		196	Modified descriptions in Figure 13.5
			Chapter 14. Programmable I/O Port
		_	Modified wording and enhanced description in this chapter
			Chapter 15. Timers
			Modified wording and enhanced description in this chapter
		202	Modified description for one-shot timer mode in 15.1
		205	Deleted "Counting" from UDF register name and bit names of bits
			TA4UD to TA0UD in Figure 15.7
		207	• Corrected typos "b2 b3", "b4 b5", and "b6 b7" in Figure 15.9 to "b3 b2", "b5 b4", and "b7 b6", respectively
		213	 Changed MR2 bit name "Increment/Decrement Count Switching Source Select Bit" in Figure 15.12 to "Increment/Decrement Switching Source Select Bit"; Corrected bit symbols "TAiTGH and TAiTGL" in Note 5 to "TAjTGH and TAjTGL"
		214	Corrected pin name "INT2" in Figures 15.13 and 15.14 to "INT2"
		218	• Corrected a typo "TAiS" in Function of MR2 bit in Figure 15.16 to "TAiOS"
		233	Modified description in 15.3.3.1
			Modified "TBj" in the eighth bullet point of 15.3.3.2 to "timer Bj"
			Chapter 16. Three-phase Motor Control Timers
		_	Modified wording and enhanced description in this chapter
		237	• Corrected "Bits INV00 to INV02 and INV06" in Note 1 of Figure 16.3 to "this register"
		244	• Deleted "The sum of setting values for registers TAi and TAi1 should be identical to the setting value of the TB2 register in this mode." from 16.3 ; Added "TA4M" to line 9
		249	• Corrected bit symbol "INV06" to "INV16" in Note 3 of Figure 16.16
		250	Corrected register symbol "INV1" in Note 2 of Figure 16.18 to "INVC1"

Revision History R32C/152 Group User's Manual: Hardware	are
---	-----

_	5 /	Description	
Rev.	Date	Page	Summary
			Chapter 17. Serial Interface
		_	Modified wording and enhanced description in this chapter
			Modified description "restart condition" to "repeated START
			condition"
		258, 259	Changed bit name "CTS Disable Bit" in Figures 17.5 and 17.6 to "CTS Function Disable Bit"
		260	• Changed "UiTB register" in Function of the UiIRS bit in Figure 17.7 to "Transmit buffer"; Modified bit name "Logical Inversion Select Bit" to "Logic Inversion Select Bit"
		262	Modified bit name "Clock Synchronous Bit" in Figure 17.11 to "Clock Synchronization Bit"
		263	• Modified "UiBRG count source" in Function of DL2 to DL0 in Figure 17.12 to "baud rate generator count source"
		270	 Corrected expression "TXEPT flag" and bit symbol "UiRS" in Figure 17.18 to "TXEPT bit" and "UilRS", respectively
		278, 279	• Corrected explanation for the UilRS bit in Figures 17.23 and 17.24
		287	• Divided Table 17.11 into Tables 17.11 and 17.12
			Chapter 18. A/D Converter
		_	Modified wording and enhanced description in this chapter
		310	Corrected "DMA" in Note 4 of Figure 18.8 to "DMAC"
		312, 314, 315	 Modified "DMA" in the first bullet point in "Reading A/D converted result" of Tables 18.3, 18.5, and 18.6 to "DMAC"
		315	 Modified description of the number of prioritized pins in line 1 of 18.1.5 and Function in Table 18.6
			Chapter 19. D/A Converter
			Modified wording and enhanced description in this chapter
			Chapter 20. CRC Calculator
			Modified wording and enhanced description in this chapter
		327	Modified Figure 20.1
			Chapter 21. X-Y Conversion
			Modified wording and enhanced description in this chapter
			Chapter 22. Intelligent I/O
		_	Modified wording and enhanced description in this chapter
		339	• Modified Note 2 in Figure 22.5
		341	Changed bit name of bits UD1 and UD0 "Increment/Decrement Counting Control Bit" in Figure 22.7 to "Increment/Decrement Control Bit"
		342	Deleted Note 3 from Figure 22.8
		349	• Added "(INT0 or INT1)" to the second bullet point for "Reset conditions" in Table 22.2 ; Changed description of the timer counter to start decrementing in the first bullet point of "Other functions"
		357	• Moved "(k = 4, 5)" in Figure 22.23 to its figure title
		360, 362, 365	• Modified "Input to the IIOi_j pin" in Figures 22.24 to 22.26 to "IIOi_j
		363	pin" • Divided Table 22.9 into Tables 22.9 and 22.10
		303	DIVIDED TABLE 22.3 IIILO TABLES 22.3 ATIU 22.10

Day	Dete		Description
Rev.	Date	Page	Summary
			Chapter 23. Serial Bus Interface
			Modified wording and enhanced description in this chapter
		376	• Corrected "b6 b5 b4" in Function of bits CKS2 to CKS0 in Figure 23.3 to "b2 b1 b0"
		383	• Corrected description "write to this register in 16-bit units" in Figure 23.11 to "read this register in 16-bit units"
		384	• Added description "with bits CKS2 to CKS0" to the first paragraph of (1) in 23.1.1
		398	Corrected bit symbol "MSL" in line 14 of 23.1.7 to "MLS"
			Chapter 24. LIN
		_	Modified wording and enhanced description in this chapter
			Chapter 25. CAN Module
			Modified wording and enhanced description in this chapter
		446	 Modified RBOC bit name in Figure 25.2 to "Forced Recovery From Bus-off Bit"; Modified its function description
		453	 Modified descriptions in 25.1.4.1 and 25.1.4.2
		463	 Modified description "fCAN (CAN system clock)" in 25.1.9.5 to "peripheral bus clock"
		466	Modified description "fCAN" in 25.1.10.3 to "peripheral bus clock"
		472	• Changed description of b7 in Figure 25.17 to "No register bit; the read value is 0"
		476	 Changed description of b6-b5 in Figure 25.19 to "No register bits; the read value is 0"
		484	Modified description in 25.1.20.8
		493	Added Note 3 to Figure 25.34
		495	• Corrected description "the completion of the first transmission" in Note 1 of Table 25.9 to "the completion of the first message transmission"; Added descriptions to Note 2, Note 3, and Note 4
		496	 Modified description "After MCU hardware reset or software reset" in the first paragraph of 25.2.3 to "After a MCU reset"
		499	• Corrected q value in Figure 25.36 to "q = 2, 3, 4"
		505	• Moved "(j = 0 to 31)" and "(k = 0 to 7)" in Figure 25.42 to its figure title
		507- 509	• Moved "(j = 0 to 31)" in Figures 25.43 to 25.45 to their figure titles
			Chapter 26. I/O Pins
		_	Modified wording and enhanced description in this chapter
		511	 Deleted ASEL from factors that disable a pull-up resistor in 26. I/O Pins and Figure 26.1
		515	 Modified descriptions in the third paragraph below Figure 26.1 Changed "IIO0 output" and "IIO1 output" in Figure 26.4 to "IIO0_i output" and "IIO1_i output", respectively
		517	• Corrected description "PD3_i register" in line 4 below Figure 26.6 to "PD3_i bit"
		518	Changed "IIO1 output" in Figure 26.7 to and "IIO1_i output"
		519	Changed "IIO0 output" in Figure 26.8 to and "IIO0_i output"

Rev.	Data		Description
Rev.	Date	Page	Summary
			Chapter 27. Flash Memory
		_	Modified wording and enhanced description in this chapter
		559	Modified description in Note 2 of Table 27.12
		565	Modified description in the second paragraph of 27.3.4.7
		573	Modified description in 27.6.7
			Modified description in the first bullet point of 27.6.8
			Chapter 28. E ² PROM Emulation Data Flash
		_	Modified wording and enhanced description in this chapter
			Chapter 29. Electrical Characteristics
		_	Modified wording and enhanced description in this chapter
		590, 591	Changed expression "Programming and erasure endurance of flash
			memory" in Tables 29.8 and 29.9 to "Program/erase cycles";
			Changed its unit "times" to "Cycles"
		597, 608	• Modified description "Drive power" in Tables 29.18 and 29.38 to
			"Drive strength"
			Chapter 30. Usage Notes
		_	Modified wording and enhanced description in this chapter
		621, 622	Changed the order of Tables 30.1 and 30.2
		622	Deleted "counting" from UDF register name in Table 30.2
		628	Modified description in 30.6.3.1
			Modified "TBj" in the eighth bullet point of 30.6.3.2 to "timer Bj"
		630	Modified description "restart condition" in 30.8.3 to "repeated
			START condition"
		636	Modified description in 30.11.7
			Modified description in the first bullet point of 30.11.8

R32C/152 Group User's Manual: Hardware

Publication Date: Rev.1.01 Sep 30, 2009

Rev.1.20 Sep 10, 2013

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

R32C/152 Group

